Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
USXGMII Subsystem
View USXGMII Subsystem full description to...
- see the entire USXGMII Subsystem datasheet
- get in contact with USXGMII Subsystem Supplier
USXGMII Subsystem IP
- 32-Bit RISC-V Embedded Processor and Subsystem. Maps ARM M-0 to M-4. Optimal PPA.
- In-Chip Monitoring Subsystem for Process, Voltage & Temperature (PVT) Monitoring, TSMC N7
- Pre-integrated IP blocks with an efficient processor and software in a single subsystem provides a configurable, SoC-ready solution that reduces design and integration effort
- PVT Controller (Series 5) (Sub-system for complete PVT monitoring), TSMC N5
- In-Chip Monitoring Subsystem for Process, Voltage & Temperature (PVT) Monitoring, TSMC N5
- In-Chip Monitoring Subsystem for Process, Voltage & Temperature (PVT) Monitoring, TSMC N6