V-by-One Rx &Tx
Features
- Very small FPGA resource foot print
- Very low output latency
- 1 to 16 Lane interface with fully configurable data sampling and section modes
- Support for image sizes up to 4096 x 2160 at frame rates up to 120 fps
- Independent transceiver PHY to allow ease of integration into different designs and packages
- Full data buffering to allow input and output to operate in different clock domains
- Available as an independent IP Core
- Fully integrated into Omnitek’s Projector solution
- Available as reference design
- Fully compatible with other Omnitek IP Cores such as the Omnitek Scalable Video Processor (OSVP)
Applications
- Display screen interfaces
- Multi-screen displays
- Interactive display systems
- Monitoring equipment
- Virtual Reality Headsets
- Automotive displays
Block Diagram of the V-by-One Rx &Tx IP Core

View V-by-One Rx &Tx full description to...
- see the entire V-by-One Rx &Tx datasheet
- get in contact with V-by-One Rx &Tx Supplier