English
You are here:
VeriSilicon SMIC 0.13um Ultra-Low-Power Synchronous Single-Port SRAM compiler,Memory Array Range:512 to 512K Bits
VeriSilicon SMIC 0.13um Ultra-Low-Power Synchronous Single-Port SRAM compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Logic 1P8M Salicide 1.2/2.5(3.3)V process can flexibly generate memory blocks via a friendly GUI or shell commands.
The compiler supports a comprehensive range of words and bits. While satisfying the low power and speed requirements, it has been optimized for area efficiency.
VeriSilicon SMIC Synchronous Ultra-Low-power Single-Port SRAM compiler uses four layers within the blocks and supports metal 6, 7 or 8 as the top metal. Dummy bit cells are synthesized in with the intention to enhance reliability.
The compiler supports a comprehensive range of words and bits. While satisfying the low power and speed requirements, it has been optimized for area efficiency.
VeriSilicon SMIC Synchronous Ultra-Low-power Single-Port SRAM compiler uses four layers within the blocks and supports metal 6, 7 or 8 as the top metal. Dummy bit cells are synthesized in with the intention to enhance reliability.
Features
- Single Read/Write Port
- Low Power Consumption
- High Density
- High Speed
- Size Sensitive Self-time Delay for Fast Access Automatic Power Down
- Tri-state Output
- Write Mask Function
View VeriSilicon SMIC 0.13um Ultra-Low-Power Synchronous Single-Port SRAM compiler,Memory Array Range:512 to 512K Bits full description to...
- see the entire VeriSilicon SMIC 0.13um Ultra-Low-Power Synchronous Single-Port SRAM compiler,Memory Array Range:512 to 512K Bits datasheet
- get in contact with VeriSilicon SMIC 0.13um Ultra-Low-Power Synchronous Single-Port SRAM compiler,Memory Array Range:512 to 512K Bits Supplier