English
Small, Low Power, Energy Efficient 32-bit Microcontroller Processor
You are here:
VeriSilicon SMIC 0.18um LL Pro. Syn. VROM Compiler, Memory Array Range:128 to 2Mega Bits
VeriSilicon SMIC 0.18um Low Leakage Process Synchronous programmable Via1 ROM compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.18um Logic 1P6M Salicide 1.8/3.3V Low leakage process can flexibly generate memory blocks via a friendly GUI or shell commands. The compiler supports a comprehensive range of word length and bit length. While satisfying speed and power requirements, it has been optimized for area efficiency. VeriSilicon SMIC 0.18um Low Leakage Process Synchronous Via1 ROM compiler uses three metal layers within the blocks and supports metal 4, 5 or 6 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability.
View VeriSilicon SMIC 0.18um LL Pro. Syn. VROM Compiler, Memory Array Range:128 to 2Mega Bits full description to...
- see the entire VeriSilicon SMIC 0.18um LL Pro. Syn. VROM Compiler, Memory Array Range:128 to 2Mega Bits datasheet
- get in contact with VeriSilicon SMIC 0.18um LL Pro. Syn. VROM Compiler, Memory Array Range:128 to 2Mega Bits Supplier
VeriSilicon IP
- High performance, energy efficient 3-issue, quad-mac superscalar DSP core for HD Audio applications based on fourth generation ZSP architecture
- Neural Network Processor for Intelligent Vision, Voice, Natural Language Processing
- Digital Signal Processor IP
- Highly efficient 2-issue, dual-mac superscalar DSP core for Voice, Audio applications based on fourth generation ZSP architecture.
- High performance, energy efficient 4-issue, 32-mac vector DSP core targeted for 4G/5G wireless terminal and Infrastructure applications with scalable vector processing based on the fourth generation ZSP architecture
- High performance, energy efficient 4-issue, 16-mac vector DSP core targeted for 4G/5G wireless terminal and Infrastructure applications with scalable vector processing based on the fourth generation ZSP architecture