English
You are here:
VESA Display Stream Compression (DSC) IP Core
Display Stream Compression offers inter-operable, visually lossless real-time, video compression to satisfy the emerging high bandwidth and high resolution video technologies. Bitec offer a highly optimized implementation of the DSC 1.2a as a stand-alone component and/or an integrated component to the Bitec DisplayPort 1.4 and HDMI 2.1 IP Cores.
The DSC encoder or decoder has a rich set of parameterizations to enable an optimal customer implementation. User parameterized number of slices enables targeting of different transport protocols such as MIPI or DisplayPort.
The Bitec DSC Implementation has a rich set of parameters to allow for a optimized and customized solution. Complete control of color depth, image geometry and prediction methods are available to reduce resource usage and boost performance.
The DSC encoder or decoder has a rich set of parameterizations to enable an optimal customer implementation. User parameterized number of slices enables targeting of different transport protocols such as MIPI or DisplayPort.
The Bitec DSC Implementation has a rich set of parameters to allow for a optimized and customized solution. Complete control of color depth, image geometry and prediction methods are available to reduce resource usage and boost performance.
Features
- Supports Versions 1.1, 1.2 and 1.2a
- Supports RGB and YCbCr color spaces
- 1-to-8 slice support
- Optional support for Block Prediction
- Parameterized video geometry
- 4:4:4, 4:2:2 and 4:2:0 color spaces
Deliverables
- The Bitec DSC IP Core is delivered with testbenches, documentation and example implementations for DisplayPort and HDMI 2.1.
Block Diagram of the VESA Display Stream Compression (DSC) IP Core
View VESA Display Stream Compression (DSC) IP Core full description to...
- see the entire VESA Display Stream Compression (DSC) IP Core datasheet
- get in contact with VESA Display Stream Compression (DSC) IP Core Supplier
VESA DSC
- VESA DSC (Display Stream Compression) 1.2a Video Encoder
- VESA DSC (Display Stream Compression) 1.2a Video Decoder
- VESA DSC Encoder
- MIPI DSI-2 controllers with VESA DSC for high-speed serial interface between application processor and displays
- VESA DSC (Display Stream Compression) 1.1 Video Decoder
- VESA DisplayPort 1.4 RX IP Subsystem for Xilinx FPGAs