English
You are here:
VESA DisplayPort 1.4 TX IP Subsystem for Xilinx FPGAs
Features
- Complete DisplayPort™ 1.4 Transmitter solution with support for VESA Display Stream Compression (DSC)
- Fully compliant with the DisplayPort 1.4a Standard
- Including the DSC slices per line requirements
- Supports up to 4 lanes at HBR3 rate (8.1 Gbits/sec)
- Configurable maximum display resolution up to 8K (FUHD) 60fps in RGB 444
- All color spaces supported by DSC v1.2a and component bit depth up to 12 bits
- Support for Xilinx® UltraScale™ and UltraScale+™ devices
Deliverables
- Xilinx Video PHY Controller & DisplayPort 1.4 TX Subsystem IP
- Hardent VESA DisplayPort 1.4 Forward Error Corrector (FEC) Transmitter IP for Xilinx FPGAs
- Hardent VESA Display Stream Compression (DSC) 1.2a Encoder IP for Xilinx FPGAs
- Reference design with Vivado® Design Suite & SDK project files
- Documentation for each Hardent IP core
- Comprehensive integration guide
- Software drivers and user application example
- Technical support from Hardent included
Applications
- 4K / 8K Monitors
- Digital Signage
- Video Converters
- Multiviewers
- Test Equipment
View VESA DisplayPort 1.4 TX IP Subsystem for Xilinx FPGAs full description to...
- see the entire VESA DisplayPort 1.4 TX IP Subsystem for Xilinx FPGAs datasheet
- get in contact with VESA DisplayPort 1.4 TX IP Subsystem for Xilinx FPGAs Supplier
Block Diagram of the VESA DisplayPort 1.4 TX IP Subsystem for Xilinx FPGAs
DisplayPort IP
- USB 3.1/DisplayPort 1.4 IP Subsystem Solution
- DisplayPort 1.4a Transmitter Link Controller
- DisplayPort 1.4a Receiver Link Controller
- Content Protection (HDCP) 2.2/2.3 embedded security modules (ESMs) for HDMI, DisplayPort, and USB 3.x Type-C interfaces
- DisplayPort 1.4a IP Core
- VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter