Video Codec IP using RAW input (CFA)
Did you know?
Invented in 1976 by Bryce Bayer, the Bayer filter is perhaps the most well-known color filter arrays currently in use. Elegant in its simplicity, the well–known filter uses an array of RGB filters placed on a sensor array to allow image sensors to create color images. By using twice as many green as red or blue filter elements, the filter array was designed to more accurately emulate the physiology of the human eye since the eye is more sensitive to green wavelengths.
MORE CONTROL OVER YOUR SENSOR DATA
The digital camera system is typically formed by a lens system, an image sensor and an image processing pipeline. When an image is captured, the scene is first illuminated by the camera flash or by ambient lighting. The light beams then travel through a lens system and reach an image sensor. The image sensor creates a digital representation of the captured light. Raw image data is read from the sensor and transferred into the image processing (demosaicing) pipeline. The demosaicing can take place within the FGPA/ASIC or done by software.
BENEFITS OF DEMOSAICING IN THE FPGA/ASIC
For real time applications where the compressed video is sent on the network, an implementation of a demosaicing algorithm on FPGA/ASIC is ideal thanks to the parallel processing nature of FPGA/ASIC’s. Demosaicing in the FPGA/ASIC is ideal for handling live streams.
See more information in the below diagram >>>
BENEFITS OF DEMOSAICING IN THE SOFTWARE
For non-real time applications, performing the demosaicing in software can help get the best reduction in interpolation artifacts. For state of the art demosaicing algorithms that are difficult to implement in hardware because of their memory requirement and complex access patterns. Demosaicing in the software is ideal when memory and computational requirements are very high.
See more information in the below diagram >>>
Features
- Substantial reduction in file size
- Increased image quality
- High performance with low power computing
- Super resolution
- Low latency
- Demosaicing in FPGA/ASIC or software
Benefits
- Low complexity for ASIC & FPGA
- No external DDR (optional)
- Extreme low latency
- 100% image quality - lossless compression
- SMPTE ST 2042
- Patent free
Deliverables
- Netlist or source code
- Self-checking testbench
- Documentation (datasheet and integration guide)
- Scripts for synthesis
- Bit-exact model
Applications
- Automotive AS/ADAS
- Machine Vision
- Drones & Mobile Devices
- Security
- Augmented Reality
- Live Coverage
- Video Conferences
- Professional & Consumer Cameras
Block Diagram of the Video Codec IP using RAW input (CFA)

View Video Codec IP using RAW input (CFA) full description to...
- see the entire Video Codec IP using RAW input (CFA) datasheet
- get in contact with Video Codec IP using RAW input (CFA) Supplier