English
You are here:
Voltage Optimization Modules
Two patented IPs and a design methodology to estimate and track the minimum supply voltage (Vmin) for each individual circuit in the field:
* TMFLT-S IP (Timing Fault Sensor)
Estimates the Fmax/Vmin of the circuit during a calibration phase
* TMFLT-R IP (Timing Fault Ring) :
Tracks either the minimum voltage operation (Vmin) or the maximum clock frequency (Fmax) during run-time phase
* TMFLT Sensor implementation methodology:
Allows choosing the best register candidates to insert TMFLT Sensors. Allowing to minimize the area overhead to less than 2%.
* TMFLT-S IP (Timing Fault Sensor)
Estimates the Fmax/Vmin of the circuit during a calibration phase
* TMFLT-R IP (Timing Fault Ring) :
Tracks either the minimum voltage operation (Vmin) or the maximum clock frequency (Fmax) during run-time phase
* TMFLT Sensor implementation methodology:
Allows choosing the best register candidates to insert TMFLT Sensors. Allowing to minimize the area overhead to less than 2%.
View Voltage Optimization Modules full description to...
- see the entire Voltage Optimization Modules datasheet
- get in contact with Voltage Optimization Modules Supplier
Block Diagram of the Voltage Optimization Modules IP Core
Voltage Optimization IP
- Two Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k
- SMIC 0.11um 9 track High Density Standard Cell Library - LVT,1.2v operating voltageSMIC 0.11um 9 track High Density Standard Cell Library - LVT,1.2v operating voltage
- SMIC 0.16um Low Leakage 9 track High Density Standard Cell Library,1.8v operating voltage
- SMIC 0.16um Low Leakage 7 track High Density Standard Cell Library,1.8v operating voltage
- GSMC 0.15um Low Voltage 9track Standard Cell Library, 1.2v operating voltage
- GSMC 0.18um 9track Standard Cell Library, 1.8v operating voltage