Design & Reuse
Catalog of SIP Cores
System on Chip design resources

XSR PHY for TSMC N5

The Synopsys USR/XSR PHY IP for 112Gbps per lane die-to-die connectivity enables high-bandwidth ultra and extra short reach interfaces in multi-chip m...