Design & Reuse
arrow ATM / Utopia (4)
arrow CEI (14)
arrow Cell / Packet (6)
arrow Error Correction/Detection (146)
arrow Ethernet (150)
arrow Fibre Channel (1)
arrow HDLC (6)
arrow Interleaver/Deinterleaver (1)
arrow Modulation/Demodulation (17)
arrow Optical/Telecom (50)
arrow Other (38)
150 IP
51
14.0
USXGMII Ethernet PCS (PCSR_X)
The Cadence USXGMII PCS (PCSR_X) IP provides the logic required to integrate a USXGMII, 5GBASE-R, or 10GBASE-R PCS into any system on chip (SoC). The...
52
14.0
Ethernet XAUI PCS
Integrates MAC IP to a broad range of PHY and SerDes IP The Cadence Ethernet XAUI Physical Coding Sublayer (PCS) IP provides the logic required to in...
53
12.0
Gigabit Ethernet For Fiber & STP/COAX Transceiver PHY
Gigabit Ethernet Transceiver for Fiber, Short Length Copper, STP and COAX....
54
10.0
10Base-T/100Base-TX Fast Ethernet PHY
10Base-T/100Base-TX Fast Ethernet PHY...
55
10.0
10Base-T/100Base-TX Fast Ethernet PHY
10Base-T/100Base-TX Fast Ethernet PHY...
56
10.0
10Base-T/100Base-TX Fast Ethernet PHY
10Base-T/100Base-TX Fast Ethernet PHY...
57
10.0
10Base-T/100Base-TX Fast Ethernet PHY
10Base-T/100Base-TX Fast Ethernet PHY...
58
10.0
IEEE1588 & IEEE802.1AS PTP Hybrid Clock (HC) core
The PTP Hybrid Clock (HC) from NetTimeLogic is a combination of NetTimeLogic's PTP Transparent Clock (TC) and PTP Ordinary Clock (OC). It adds the Syn...
59
10.0
IEEE1588 & IEEE802.1AS PTP Timestamp Unit (TSU) core
NetTimeLogic’s PTP Timestamp Unit is an implementation of a single port Frame Timestamp Unit (TSU) according to IEEE1588-2008 (PTP). It detects PTP fr...
60
10.0
1G IP/UDP full HW Stack Transmitter / Receiver
To efficient transfer large amount of data and off-load the system processor, BitSim has launched its IP, Bit-UDP Ethernet. This core is a real-tim...
61
10.0
Gigabit Ethernet PHY
Gigabit Ethernet PHY (in production)...
62
10.0
Gigabit Ethernet PHY (Modification Right)
Gigabit Ethernet PHY Modification Right (in production)...
63
10.0
Automotive Ethernet (100BaseT1) Whitebox PHY IP with BroadR Reach
The Automotive Ethernet PHY IP Core is a 100M Ethernet PHY IP. Boasting a BroadR-Reach™ feature compatible with 100BaseT1 operations. It is a highly i...
64
9.0
10/100/1000 MBit Ethernet MAC
The GigaBit Ethernet Media Access Controller (GRETH_GBIT) supports 10/100/1000 MBit speed in both full- and half-duplex operation. The dataflow is han...
65
6.0
10/100 Base-TX Fast Ethernet PHY; SMIC 40nm LL
SP-10_100_Ethernet-S40LL is a single-port DSP-based Fast Ethernet Transceiver. It contains all the active circuitry required to convert data stream to...
66
6.0
10/100 Base-TX Fast Ethernet PHY; TSMC 55nm GP
...
67
6.0
10/100 Ethernet PHY for TSMC 22nm ULP
10 100ETHERNET-T22ULP18 is a single-port DSP-based Fast Ethernet Transceiver. It contains all the ac?tive circuitry required to convert data stream to...
68
6.0
10/100 Ethernet PHY, TSMC 28nm HPC+
-10 100ETHERNET-T28HPCP18 is a single-port DSP-based Fast Ethernet Transceiver. It contains all the ac?tive circuitry required to convert data stream ...
69
6.0
Single port 10/100 Fast Ethernet Transceiver - TSMC12nm FFC
SP-10 100ETHERNET-T12FFC is a single-port DSP-based Fast Ethernet Transceiver. It contains all the active circuitry required to convert data stream t...
70
5.0
10/100/1000 Ethernet PHY
VHT1T90_10BY1000 is the integrated analog front-end for 10/100/1000Base-T Ethernet transceiver. It offers a single supply, low-area and low power solu...
71
5.0
XAUI PHY
Gigacom's VSL320 PHY is a member of the Velocity™ Serial Link family of high-speed interface solutions. The VSL PHY family addresses many existing and...
72
5.0
IEEE 802.1 Clause 4 MAC
The CT25208 Digital IP core is a standard Clause 4 CSMA/CD MAC exposing a proprietary, FIFO-like MAC Client interface (TX/RX). On the other end, th...
73
5.0
Time Sensitive Networking (TSN) IIC(R) Plugfest Application core
The TSN Industrial Internet Consortium(R) (IIC) Plugfest Application is a companion core for the TSN IP cores from NetTimeLogic. The IIC(R) Plugfest A...
74
5.0
OPEN Alliance TC6 10BASE-T1S MACPHY Interface
The CT25209 Digital IP core implements the MACPHY SPI protocol defined by the “OPEN Alliance TC6 Serial 10BASE-T1x MACPHY Interface specifications”. ...
75
5.0
Ethernet 10G KR Serdes
The VHT1T28KR10 is an enhanced multi-lane 10G Ethernet Hard macro that is compatible with data transfer capabilities up to 10Gbps(10GBASEKR) and XAUI....
76
5.0
Ethernet MAC & PCS 10G/25G
Comcores Ethernet MAC and PCS 10G/25G is a silicon agnostic implementation of the IEEE 802.3 standard. The Ethernet MAC IP includes the Reconsiliation...
77
5.0
Ethernet MAC 10G/25G
Comcores Ethernet MAC 10G/25G IP solution enables the host to communicate data using the IEEE 802.3 standard for the respective speeds and is suited f...
78
5.0
Ethernet MAC 10M/100M/1G/2.5G
Comcores Ethernet MAC 10M/100M/1G/2.5G IP solution enables the host to communicate data using the IEEE 802.3 standard for the respective speeds and is...
79
5.0
Ethernet MAC 40G/100G
Comcores Ethernet MAC 40G/100G IP solution enables the host to communicate data using the IEEE 802.3 standard for the respective speeds and is suited ...
80
5.0
Ethernet TSN MAC 10G/25G
Comcores TSN MAC 10G/25G provides a complete IEEE 802.3 Ethernet Layer 2 solution with support for key TSN features including 802.1Qbu Preemption and ...
81
5.0
Ethernet TSN MAC 10M/100M/1G/2.5G
Comcores TSN MAC 10M/100M/1G/2.5G provides a complete IEEE 802.3 Ethernet Layer 2 solution with support for key TSN features including 802.1Qbu Preemp...
82
5.0
NTP Client core
NetTimeLogic’s NTP Clientis a full hardware (FPGA) only implementation of a SNTPv4 Client according to RFC 4330/5905. It supports hardware timestampin...
83
5.0
Synchronous Ethernet (SyncE) ESMC and Enhanced ESMC core
NetTimeLogic’s Synchronous Ethernet (SyncE) Node is a full hardware (FPGA) only implementation of an ESMC frame Handler and State selector. The whole ...
84
4.0
40G UDP IP Stack
Logic Fruit’s 40G UDP IP Stack implements a hardware protocol stack for UDP/IP, allowing fast communication over a point-to-point connection or LAN....
85
4.0
10G UDP IP Stack
This 10G UDP IP Stack carries out the implementation of a hardware protocol stack for UDP/IP, allowing fast communication over a point-to-point connec...
86
4.0
1G UDP IP Stack
Logic Fruit’s 1G UDP IPⓇ is specialized in data transmission and reception over the internet. The UDP Protocol helps to establish a low-latency and lo...
87
4.0
ETHERNET 10G MAC
The 10G Ethernet MAC core is a thoroughly verified Ethernet Media Access Controller function that interfaces with physical layer devices in an Etherne...
88
3.0
10/100 Mb Media Access Controller with RMII
Our innovative solution is a hardware implementation of media access control protocol defined by the IEEE standard. The DMAC-RMII in cooperation with ...
89
2.0
MAC Privacy Protection IP
The MAC Privacy Protection IP is a fully compliant solution that provides Ethernet Layer 2 Security for port and data privacy as standardized in IEEE ...
90
2.0
Ethernet MAC 10G SFP
The ETH_MAC_10G_SFP IP incorporates one Ethernet MAC at 10Gbits on a FPGA and is compliant with IEEE802.3ae specification. It is designed to be con...
91
1.0
XAUI PHY
The Innosilicon XAUI PHY is a highly programmable module that processes high-speed serial data to parallel data compatible with the IEEE802.3 standard...
92
1.0
Gigabit Ethernet MAC with AVB
The Arasan Gigabit Ethernet Media Access Controller IP is compliant with the Ethernet IEEE 802.3-2008 standard. In addition, the Gigabit Ethernet MAC...
93
0.118
0.13um DSP Based Fast Ethernet PHY, based on FXEDP110HC0A HJ026a and add 100BASE-FX feature.
0.13um DSP Based Fast Ethernet PHY, based on FXEDP110HC0A HJ026a and add 100BASE-FX feature....
94
0.118
10/100 Ethernet PHY IP, Energy Efficient, UMC 0.11um HS/AE process
10/100 Base-TX/FX Energy Efficient Ethernet PHY, UMC 0.11um HS/AE (AL Advance Enhancement) Logic process....
95
0.118
10/100 Ethernet PHY IP, UMC 0.13um HS/FSG process
10/100 Base-TX Fast Ethernet PHY, UMC 0.13um HS/FSG Logic process....
96
0.118
10/100 Ethernet PHY IP, UMC 0.18um MS process
10/100 Base-TX Fast Ethernet PHY, UMC 0.18um MMC process....
97
0.118
10/100 Ethernet PHY IP, UMC 65nm SP process
10/100 Base-TX Fast Ethernet PHY, UMC 65nm SP/RVT Low-K Logic process....
98
0.118
10/100 Ethernet PHY IP, UMC 90nm SP process
10/100 Base-TX Fast Ethernet PHY, UMC 90nm SP/RVT Low-K Logic process....
99
0.118
10/100/1000 ETHERNET CONTROLLER_x005F_x005F_x005F_x005F_x005F_x000D_ WITH AHB AND AXI BUS_x005F_x005F_x005F_x005F_x005F_x000D_
10/100/1000 ETHERNET CONTROLLER WITH AHB AND AXI BUS...
100
0.118
10BASE-T/100BASE-TX/100BASE-FX Energy Efficient Ethernet PHY; UMC 28nm HPC/Low-K process
10BASE-T/100BASE-TX/100BASE-FX Energy Efficient Ethernet PHY; UMC 28nm HPC/Low-K process...