Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Browse Wireline Communication
CEI (10)
Cell / Packet (6)
Error Correction/Detection (148)
Ethernet (172)
Fibre Channel (1)
HDLC (6)
Interleaver/Deinterleaver (1)
Modulation/Demodulation (22)
Optical/Telecom (37)
Other (14)
CEI-112G-MR/LR (7)
CEI-112G-VSR (2)
CEI-56G-MR/LR (1)
Concatenated (3)
Forward Error Correction (62)
LDPC (28)
Reed-Solomon (18)
Turbocode (7)
Viterbi (7)
Other (10)
10Base-T/100Base-TX (10)
10Base-T/100Base-TX/1000Base-T (2)
11Base-T/100Base-TX (1)
15Base-T/100Base-TX/1000Base-T (1)
Ethernet MAC (80)
Ethernet PHY (36)
Fibre Channel 16G (1)
Quadrature Amplitude Modulation (2)
Other (17)
OTN (14)
PDH (3)
SONET / SDH (6)
SPI (12)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
417 IP
51
12.0
SONET/SDH OC-3 / OC-12 Transceiver/CDR PHY
Innovative architecture to meet the SDH/ Sonet Jitter Spec utilizing deep sub-micron single poly CMOS process Fully in compliance with ANSI, Bellcore...
52
12.0
USB 2.0 OTG On-The-Go Transceiver PHY
SMS USB 2.0 OTG Transceiver is LS/FS/HS compliant with USB 2.0 specification and includes VBUS comparators, Switched Pullup & Pulldown resistors, data...
53
10.0
100G UDP/IP Hardware Protocol Stack UDP UDPIP
Implements a UDP/IP hardware protocol stack that enables high-speed communication over a LAN or a point-to-point connection. Designed for standalone o...
54
10.0
10Base-T/100Base-TX Fast Ethernet PHY
10Base-T/100Base-TX Fast Ethernet PHY...
55
10.0
10Base-T/100Base-TX Fast Ethernet PHY
10Base-T/100Base-TX Fast Ethernet PHY...
56
10.0
10Base-T/100Base-TX Fast Ethernet PHY
10Base-T/100Base-TX Fast Ethernet PHY...
57
10.0
10Base-T/100Base-TX Fast Ethernet PHY
10Base-T/100Base-TX Fast Ethernet PHY...
58
10.0
10G / 25G UDP/IP Hardware Protocol Stack UDP UDPIP
Implements a UDP/IP hardware protocol stack that enables high-speed communication over a LAN or a point-to-point connection. Designed for standalone o...
59
10.0
40G / 50G UDP/IP Hardware Protocol Stack UDP UDPIP
Implements a UDP/IP hardware protocol stack that enables high-speed communication over a LAN or a point-to-point connection. Designed for standalone o...
60
10.0
EA/MZ Modulator Driver 1.25Gb/s to 11.3Gb/s
The PMCC_EAMD12G is designed to directly drive the inputs of EA or MZ Modulators or EML devices at data-rates up-to 11.3Gbps. The driver features prog...
61
10.0
UALink PCS
The Chip Interfaces UA Link PCS IP Core is a high-performance, silicon-agnostic and fully compliant Physical Coding Sublayer (PCS) implementation of U...
62
10.0
UDP/IP Hardware Protocol Stack UDP UDPIP
Implements a UDP/IP hardware protocol stack that enables high-speed communication over a LAN or a point-to-point connection. Designed for standalone o...
63
10.0
Reed Solomon Forward Error Correction Encoder Decoder
The Reed Solomon Forward Error Correction (RS FEC) IP is a highly optimized and silicon agnostic implementation of the RS FEC encoder and decoder algo...
64
10.0
IEEE1588 & IEEE802.1AS PTP Hybrid Clock (HC) core
The PTP Hybrid Clock (HC) from NetTimeLogic is a combination of NetTimeLogic's PTP Transparent Clock (TC) and PTP Ordinary Clock (OC). It adds the Syn...
65
10.0
IEEE1588 & IEEE802.1AS PTP Timestamp Unit (TSU) core
NetTimeLogic’s PTP Timestamp Unit is an implementation of a single port Frame Timestamp Unit (TSU) according to IEEE1588-2008 (PTP). It detects PTP fr...
66
10.0
Serdes 32:1 for 8.5-11.3Gb/s for SONET/SDH, 10GbE, XFI, Back Plain
PMCC_SERDES12G is a macro-block consisting of a 32:1 serializer and 1:32 deserializer with supporting functions such as CDR, CMU, loop-backs, LOL, LOS...
67
10.0
1G IP/UDP full HW Stack Transmitter / Receiver
To efficient transfer large amount of data and off-load the system processor, BitSim has launched its IP, Bit-UDP Ethernet. This core is a real-tim...
68
10.0
Gigabit Ethernet PHY
Gigabit Ethernet PHY...
69
10.0
Gigabit Ethernet PHY
Gigabit Ethernet PHY (in production)...
70
10.0
Gigabit Ethernet PHY
Gigabit Ethernet PHY...
71
10.0
Gigabit Ethernet PHY
Gigabit Ethernet PHY...
72
10.0
Gigabit Ethernet PHY (Modification Right)
Gigabit Ethernet PHY Modification Right (in production)...
73
10.0
NR-5G Polar Decoder and Encoder IP Core
The Forward Error Correction (FEC) sub-system is one of the essential basing blocks in any communication systems so a powerful FEC code is needed. The...
74
10.0
Ethernet IPSec/MACSec Switch/Router IP Core - Efficient and Massively Customizable
Packet Architects offers a series of high speed switching/routing IP cores developed using the unique FlexSwitch tool-chain. This allows us to provide...
75
10.0
Ethernet Switch / Router IP Core - Efficient and Massively Customizable
Packet Architects offers a series of high speed switching/routing IP cores developed using the unique FlexSwitch tool-chain. This allows us to provide...
76
10.0
Ethernet TSN Switch IP Core - Efficient and Massively Customizable
Packet Architects offers a series of high speed switching/routing IP cores developed using the unique FlexSwitch tool-chain. This allows us to provide...
77
10.0
NTP Server core
NetTimeLogic’s NTP Server is a full hardware (FPGA) only implementation of a SNTPv4 Server according to RFC 4330/5905. It supports hardware timestampi...
78
10.0
Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
"The CetraC EndSystem IP coreis the ideal solution to link your Avionic Computer System to a safe & secure embedded network as ARINC664p7, TSN or Safe...
79
10.0
DVB-S2X Demodulator ASIC silicon proven IP Core
...
80
8.0
LDPC Decoder for 802.11
This is an LDPC decoder compliant with the IEEE 802.11 n/ac/ax standards. It supports high throughput,...
81
8.0
Reed Solomon Decoder
CYB-RS-de core implements the Reed Solomon decoding algorithm and is parameterized in terms of bits per symbol, maximum codeword length and maximum nu...
82
8.0
Reed Solomon Encoder
CYB-RS-en core implements the Reed Solomon encoding algorithm and is parameterized in terms of bits per symbol, maximum codeword length and maximum nu...
83
7.5
Ethernet 10/100 MAC (Exclusively for Turnkey ASIC design; not for standalone licensing)
The Ethernet controller is compliant with IEEE802.3 and it provides an interface between the host subsystem and the Media Independent Interface (MII)....
84
7.0
Ethernet Switch 10G/25G
Comcores compact high speed Ethernet switch offers state of the art performance offering four 25 Gbps ports and twelve 10 Gbps ports. The switch supp...
85
6.0
10/100 Base-TX Fast Ethernet PHY; SMIC 40nm LL
SP-10_100_Ethernet-S40LL is a single-port DSP-based Fast Ethernet Transceiver. It contains all the active circuitry required to convert data stream to...
86
6.0
10/100 Base-TX Fast Ethernet PHY; TSMC 55nm GP
...
87
6.0
10/100 Ethernet PHY for TSMC 22nm ULP
10 100ETHERNET-T22ULP18 is a single-port DSP-based Fast Ethernet Transceiver. It contains all the ac?tive circuitry required to convert data stream to...
88
6.0
10/100 Ethernet PHY, TSMC 28nm HPC+
-10 100ETHERNET-T28HPCP18 is a single-port DSP-based Fast Ethernet Transceiver. It contains all the ac?tive circuitry required to convert data stream ...
89
6.0
20G OTN Processor
The Apodis IPL4102A OTN processors ASICs are a member of Tera-Pass’ product family for access applications. Apodis IPL4102A processors support the fun...
90
6.0
40G OTN Processor, Muxponder
The Apodis IPL4002M OTN processors ASICs are a member of Tera-Pass’ product family for access applications. Apodis IPL4002M processors support the fun...
91
6.0
20G OTN Processor, Muxponder
The Apodis IPL4102M OTN processors ASICs are a member of Tera-Pass’ product family for access applications. Apodis IPL4102M processors support the fun...
92
6.0
40G OTN Processor, Transponder
The Apodis IPL4302F OTN processors ASICs are a Transponder member of Tera-Pass’ product family for access applications. Apodis IPL4302F processors sup...
93
6.0
20G OTN Processor, Transponder
The Apodis IPL4402F OTN processors ASICs are a Transponder member of Tera-Pass’ product family for access applications. Apodis IPL4402F processors sup...
94
6.0
20G OTN Processor, Transponder
The Apodis IPL4402A OTN processors ASICs are a Transponder member of Tera-Pass’ product family for access applications. Apodis IPL4402A processors sup...
95
6.0
CCSDS turbo decoder
TC6000 is a CCSDS turbo decoder....
96
6.0
LDPC Decoder for DVB-S2
In Digital video broadcasting for digital transmission for satellite applications, a powerful FEC sub-system is needed. FEC is based on LDPC (Low-Dens...
97
6.0
5G LDPC Encoder / Decoder
TC5200 is an efficient LDPC encoder/decoder Core solution fully compliant with 3GPP NR (5G) specifications. The Core is fully validated and has been s...
98
6.0
5G Polar encoder/decoder
TC5300 is an efficient Polar encoder/decoder Core solution compliant with 3GPP NR (5G) specifications. The Core is fully validated and has been select...
99
6.0
China Multimedia Mobile Broadcasting (CMMB) LDPC decoder
TC4300 is a LDPC decoder designed for China Multimedia Mobile Broadcasting (CMMB) specifications. The Core is a stand-alone module, with no external m...
100
6.0
Gigabit-range, low complexity LDPC decoder
TC4902 is ideally suited for applications requiring a very efficient throughput/area ratio, while not sacrificing SNR performance. TC4902 implements a...
|
Previous
|
2
|
3
|
4
|
...
|
Next
|