Design & Reuse
arrow 2D / 3D (32)
arrow Audio and Video (36)
arrow Audio and Video Platform (12)
arrow Audio Codec (32)
arrow Camera (24)
arrow GPU (104)
arrow Image (89)
arrow Image Conversion (18)
arrow JPEG (43)
arrow Video Codec (160)
arrow Voice (7)
24 IP
1
50.0
Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
The BitCsi2Rx IP is a receiver for camera sensor signals, to be used in an FPGA or ASIC. It receives camera signals in accordance with the MIPI CSI-2...
2
35.0
CSI2 RX Camera Serial Interface, MIPI Compliant
The CSI2 Receiver IP Interfaces between Camera module which has the transmitter and the application processor. The CSI2 Receiver IP is fully compliant...
3
35.0
CSI2 TX Camera Serial Interface, MIPI Compliant
CSI2 – TX is part of HCL's MIPI® compliant offerings. The CSI2 Transmitter IP supports Pixel Interface on the camera sensor side and the...
4
10.0
Camera ISP IP (Competitive Performance) - ZELKOVA
Zelkova is a comprehensive ISP IP that includes many functionalities for image processing applications. It is optimized for low light environment appl...
5
10.0
Camera ISP IP (High Performance) - METASEQUOIA
METASEQUOIA is a comprehensive ISP IP that includes many functionalities for image processing. It is optimized for high resolution and low light envir...
6
10.0
Receives video data from Flir's Lepton IR-sensors, Video over SPI (VoSPI)
To transfer the sensor data with minimal software and hardware, FLIR has developed the VoSPI protocol, an SPI based Video Interface. BitSim has develo...
7
9.0
Camera High Dynamic Range IP - PINE
The PINE with HDR functionality receives a fused Multi-exp. image from the sensor and processes it internally to extend the Dynamic Range of the image...
8
8.0
Camera 3DNR IP - AMUR (ME based)
AMUR is a 3D Noise Reduction (3DNR) IP that effectively reduces noise in digital images. It is optimized for low light environment. AMUR uses Motion E...
9
8.0
Camera 3DNR IP - VINI (MA based)
VINI is a 3D Noise Reduction (3DNR) IP that effectively reduces noise in digital images. It realizes high performance with low gate size and memory us...
10
7.0
Camera LDC (De-warp) IP - GINKGO
GINKGO is an Lens Distortion Correction IP capable of up to 192° angle correction. It comes with factors that can adjust zoom and un-distortion streng...
11
7.0
Camera Scaler IP - DSCALE
DSCALE is an IP that reduces the input image to a specified output size. DSCALE can simultaneously process one input image into four different reduce...
12
6.0
Camera Demosaicing IP - DAISY (RCCC)
The demosaicing is a color filter interpolation method, and refers to an image processing algorithm for restoring full color values of all pixels in a...
13
6.0
Camera Demosaicing IP - LOTUS (RCCB)
The demosaicing is a color filter interpolation method, and refers to an image processing algorithm for restoring full color values of all pixels in a...
14
6.0
Camera Demosaicing IP - ROSE (RGB-IR)
The demosaicing is a color filter interpolation method, and refers to an image processing algorithm for restoring full color values of all pixels in a...
15
6.0
Ultra Low Power CMOS Image Sensor VGA
The ERGO640 is a state-of-the-art, ultra-low-power image sensor developed by CSEM, designed for autonomous vision systems powered by energy harvesting...
16
3.0
Camera Sub-LVDS Receiver
The logiSLVDS_RX IP core enables easy interfacing of ultra high resolution Sony CMOS image sensors to image signal processing pipelines and applicatio...
17
2.0
Camera Link Interface
The Camera Link® IP Core is a high-speed LVDS transmitter / receiver pair that conforms to the standard Camera Link protocol originally developed by N...
18
0.0
Camera capture unit for multi-camera systems
The SEERIS Graphics Engine is a building block concept combining a collection of 2D graphics processing units with focus on blit operations, display c...
19
0.0
Camera Multiple Receiver 2.5Gbps 8-Lane
The Camera Multiple (Combo) Receiver 2.5Gbps 8-Lane is an ideal means to link Camera Modules or CMOS Image Sensor (CIS) to ISP (Imaging Signal Process...
20
0.0
HDR ISP framework for multi-camera applications
Xylon offers a complete logicBRICKS IP suite for implementing High-Dynamic Range (HDR) Image Signal Processing (ISP) pipelines in embedded designs bas...
21
0.0
High-speed CMOS Image Sensor
Alphacore Imaging Solutions provide high video frame rate (up to 10k frames/sec), minimum integration time, clear still shots, pictures in low light c...
22
0.0
Digital Cinema LCD Controller
The Digital Blocks DB9000AXI-DCI LCD Controller IP Core interfaces a video image in frame buffer memory via the AMBA 3.0 / 4.0 AXI Protocol Interconne...
23
0.0
Mikrotron EoSens Creation - Programmable, High-Speed, Open Platform Camera
In standard high speed Machine Vision systems, the system cost is very high because it requires components like – High performance PC Fram...
24
0.0
Multi Ethernet Camera
A full embedded camera-system is provided with the Bit-Multi-Ethernet-Camera, consisting of an integrated chain of IP blocks. It feeds a camera sensor...