Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Browse Multi Media Vision
2D / 3D (37)
Audio and Video (61)
Audio and Video Platform (14)
Audio Codec (30)
Audio Interfaces (1)
AV1 (1)
Camera (8)
Camera Interface (3)
CSC (1)
DVB (6)
GPU (110)
H.264 (30)
H.265 (6)
Image (102)
Image Conversion (7)
JPEG (35)
JPEG 2000 (1)
MPEG / MPEG2 (2)
MPEG 4 (2)
MPEG 5 LCEVC (1)
VGA (1)
Video Codec (95)
Voice (7)
Other (53)
JPEG 2000 Encoder (1)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
614 IP
351
0.0
Hardware RTP Stack for H.264 Stream Encapsulation
Implements a Real Time Transport Protocol (RTP) hardware stack that encapsulates H.264/NAL streams to RTP packets that are compliant with RFC 3894 and...
352
0.0
Hardware RTP Stack for JPEG Stream Encapsulation
Implements a Real Time Transport Protocol (RTP) hardware stack that encapsulates JPEG streams to RTP packets compliant with RFC 2435. The JPEG2RTP ca...
353
0.0
CARPO (2MP) - Camera ISP IP
CARPO is the Imaging Signal Processing (ISP) targeted to be used in low light environment for surveillance camera, automotive such as Car DVR and Info...
354
0.0
Baseline and Extended JPEG Decoder Core
The JPEG-DX-S Decoder decompresses JPEG images and the video payload for Mo-tion-JPEG container formats. It accepts compressed streams of images with ...
355
0.0
Baseline and Extended JPEG Decoder Core
The JPEG-DX-S IP core is an area-efficient, high-performance JPEG decoder conforming to the Baseline Sequential DCT and the Extended Sequential DCT mo...
356
0.0
Baseline and Extended JPEG Encoder Core
This JPEG compression IP core supports the Baseline Sequential DCT and Extended Sequential DCT modes of the ISO/IEC 10918-1 standard. It implements an...
357
0.0
Baseline JPEG Image & Video Decoder
The JPEG-D core from Alma Technologies is a standalone and high-performance Baseline JPEG decoder for still image and video compression applications. ...
358
0.0
Baseline JPEG Codec with optional Constant Bitrate Motion JPEG Video Rate Control
The JPEG-C core from Alma Technologies is a standalone and high-performance, half-duplex Baseline JPEG codec for still image and video compression app...
359
0.0
Baseline JPEG Encoder Core
This JPEG compression IP core supports the Baseline Sequential DCT modes of the ISO/IEC 10918-1 standard. It implements an area-efficient, high-perfor...
360
0.0
Baseline JPEG Encoder with optional Constant Bitrate Motion JPEG Video Rate Control
The JPEG-E core from Alma Technologies is a standalone and high-performance JPEG encoder for still image and video compression applications. Full comp...
361
0.0
Baseline Profile H.264 Encoder H264-BP-E
The Alma Technologies H264-BP-E IP Core is an advanced H.264 hardware only encoder that conforms to the ITU-T H.264 Constrained Baseline Profile. The ...
362
0.0
FastTICO XS SDK
JPEG XS compression for HD, 4K & 8K Available for CPU or GPU, implementing the new JPEG-XS standard and many more features, the intoPIX FastTICO-XS S...
363
0.0
BAT - analog and digital audio platform
BAT is an analog and digital audio platform for serving a wide range of applications. It embeds ADC, DAC, audio digital filters, voice detection and k...
364
0.0
WAVE510A (AV1 Fixed function HW decoder IP for 4Kp60 4:2:0 10 bit)
Chips&Media's WAVE510A series is the world's first commercial AV1 HW decoder IP and is one of the most advanced cores which supports the next ...
365
0.0
WAVE521C HEVC/H.264 combined Codec
UHD (4K, 60FPS) resolution targeting WAVE521C is optimally designed and architected to support real-time encoding and decoding of both HEVC and H.264 ...
366
0.0
WAVE541C (Dual-CORE HEVC+H.264 Codec for 8K)
WAVE541C is a dual-CORE codec IP, optimally architected for real-time encoding or decoding video at 8Kp60 in either HEVC or H.264 standards. SoCs pow...
367
0.0
WAVE627
WAVE627 is the first runner-up from the new next-generation video codec IP series, WAVE6. This encoder IP supports HEVC, AVC, and AV1 standards and i...
368
0.0
VC1 Decoder IP
VC1 Decoder core is compliant with VC-1 standard specification. Through its compatibility, it provides a simple interface to a wide range of low-cost ...
369
0.0
VC1 Encoder IP
VC1 Encoder core is compliant with VC-1 standard specification. Through its compatibility, it provides a simple interface to a wide range of low-cost ...
370
0.0
LC3 Codec IP for Bluetooth LE Audio
This LC3 codec was designed as a low complexity communications codec within the Bluetooth LE Audio specification, to deliver high-quality speech and a...
371
0.0
Scalable Ultra-High Throughput Image Scaler
Image scaling is a process of constructing a resized image from a given input image. The constructed image can be smaller, larger, or equal in size, d...
372
0.0
Scaler IP - BSCALE
BTREE's BSCALE enlarges or reduces the input video to fit the panel size. Polynomial Interpolation (PI) is the basic algorithm, and also various m...
373
0.0
Scaler IP - MSCALE
BTREE's MSCALE enlarges the input video to fit the panel size. Bi-Linear interpolation is the basic algorithm, and also various methods such as sh...
374
0.0
ACAP HDR Image Signal Processing Framework
The logiREF-ACAP-MULTICAM-ISP ACAP HDR Image Signal Processing Framework enables Xylon logiVID-ACAP-ISP HDR ISP Evaluation Kit for Versal ACAP users t...
375
0.0
LCD Controller - TFT LCD Panels (AXI4 Bus)
The Digital Blocks DB9000AXI4 TFT LCD Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA 4.0 AXI4 Protocol Interconne...
376
0.0
LCD/TFT Controller ver. 2.00
The DCD BLCD32 core is a fully configurable, universal LCD/TFT display controller. It supports a wide range of resolution and enables both, hori...
377
0.0
CCIR 656 Decoder
The Digital Blocks DB1840 CCIR 656 Decoder IP Core decodes an ITU-R BT.656 digital video uncompressed NTSC 720x486 (525/60 Video System) and PAL 720x5...
378
0.0
CCIR 656 Encoder
The Digital Blocks DB1830 CCIR 656 Encoder IP Core encodes 4:2:2 Y’CbCr component digital video with synchronization signals to conform to NTSC & PAL ...
379
0.0
2D Blit and Raster Graphics
The SEERIS Graphics Engine is a building block concept combining a collection of 2D graphics processing units with focus on blit operations, display c...
380
0.0
3D GPU compatible with OpenGL ES (3D Graphics API) and OpenCL (Computing API)
DMP M3000 3D GPU IP Core adopts 3rd generation 3D graphics architecture Musashi and make remarkable progress in PPA (Power, Performance, Area) perform...
381
0.0
3D GPU supporting OpenGL ES2.0 capability
The DMP ant300 is the world’s smallest class 3D graphics IP core supporting OpenGL ES2.0 capability. It is the premiere solution for popular ASIC/ASSP...
382
0.0
3D Graphics Acceleraor IP
DMP MAESTRO™ architecture is the innovative technology adopted by Nintendo 3DS™. MAESTRO™ accelerates 3D Graphics processing and reduces power consump...
383
0.0
2D Graphics IP Core
DMP K3000 2D GPU IP Core offers the most powerful rendering performance in the industry, with a minimum area solution. You will witness blazing font a...
384
0.0
2D Graphics Overlay Module
Insert 2D-bitmap graphics over 24-bit RGB video. Similar to the text-overlay module with modified functionality suited to more graphics intensive work...
385
0.0
2D Graphics Rendering Engine
Digital Blocks 2D Graphics Hardware Accelerator Verilog IP Cores consists of the DB9200AXI4, DB9200AXI, DB9200AHB, and DB9200AVLN. The DB9200 2D Graph...
386
0.0
2D graphics- BADGE- BitSim Accelerated Display Graphics Engine
BADGE - BitSim Accelerated Display Graphics Engine, supports both TFT and STN display. BADGE is a configurable IP block with an advanced 2D graphics c...
387
0.0
HD multi-window video solution
Multi-window video solution supporting any number of HD-video inputs and a single HD-video output. Features N:1 video switch/mux/tile and high-quality...
388
0.0
SD UHS-II PHY IP
SLI PSDUHS2A_PHY is PHY IP solution for UHS-II interface that SD Association is working on the standardization as the new ultra high speed interface f...
389
0.0
SD UHS-III PHY (UHS-II Gen2) IP
SLIPSDUHS3A_PHY is PHY IP solution for UHS-II interface that SD Association is working on the standardization as the new ultra high speed interface fo...
390
0.0
HD video and vision integrated platform solution
The videantis v-MP4120HDX is a unified video & vision platform integrating both 720p HD multi-standard video codecs and embedded vision acceleration o...
391
0.0
HD Video Platforms
VeriSilicon HD video platforms are based on market leading Hantro Video IP products and extensive VeriSilicon pre-and post-processing libraries. Pre-p...
392
0.0
3D, motion adaptive, video noise reduction IP core
Don\'t waste your compressed video bandwidth by encoding noise. Noise from CMOS image sensors, decoding and/or transmission may use up to 20% of your ...
393
0.0
Adaptive 2D median filter for SD and HD video - PT11
Adaptive median filter for SD and HD video. 24/30-bit YCbCr input/output. Reduce salt and pepper noise, remove missing pixels, or reduce dropouts in ...
394
0.0
CDC Customizable Display Controllers
CDC is a fully Customizable Display Controller IP supporting the OpenWF display API specification. A number of features can be configured at synthesis...
395
0.0
VDC-M (VESA Display Compression-M) Decoder
The Hardent VESA VDC-M 1.1 Decoder IP Core implements a fully compliant VESA Display Compression-M (VDC-M) 1.1 decoder to deliver visually lossless vi...
396
0.0
VDC-M (VESA Display Compression-M) Encoder
The Hardent VESA VDC-M 1.1 Encoder IP Core implements a fully compliant VESA Display Compression-M (VDC-M) 1.1 encoder to deliver visually lossless vi...
397
0.0
VDC-M 1.2 Decoder
The BTREE VDC-M 1.2 Decoder IP Core fully complies with VESA VDC-M 1.2 (Display Compression). Its visually lossless compression performance is up to 5...
398
0.0
VDC-M 1.2 Encoder
The BTREE VDC-M 1.2 Encoder IP Core fully complies with VESA VDC-M 1.2(Display Compression). Its visually lossless compression performance is up to 5:...
399
0.0
SDI Mapper for TICO-RDD35 & TicoXS (JPEGXS) lightweight codecs
Extend 4K or 8K using today's deployed HD-SDI/3G-SDI systems The IPX-SDI-MAP IP-cores enable to efficiently transport TICO RDD35 and TicoXS (JPEG-XS)...
400
0.0
HDMI module cecTalker
The HDMI module cecTalker(pronounced "C-E-C-Talker") enables the user to easily design UI and UX for devices in order to make them convenien...
|
Previous
|
8
|
9
|
10
|
...
|
Next
|