Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Browse Verification Platform
Emulator and Prototyping->Emulator (6)
Emulator and Prototyping->IP Prototyping Kit (1)
Emulator and Prototyping->System Prototyping (14)
Monitoring and Debugging (9)
Simulation and Verification (30)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
60 IP
51
0.0
ISS - The Imperas Instruction Set Simulator
Instruction Set Simulator (ISS) - fast, simple, easy to use, cross software development for embedded systems The Imperas ISS is often the first simul...
52
0.0
STAR Hierarchical System (SHS) IP
Synopsys SLM STAR Hierarchical System (SHS) is an automated hierarchical test solution for efficiently testing SoCs or designs using multiple IP/cores...
53
0.0
STAR Memory System (SMS) Test & Repair IP
Synopsys SLM SMS IP is a comprehensive, integrated test, repair and diagnostics solution that supports repairable or non-repairable embedded memories ...
54
0.0
STAR Memory System (SMS) Test & Repair IP for CAMs (Content Addressable Memories)
Synopsys SLM SMS CAM 6 IP can be used to perform Test, Repair and Diagnostics for Content Addressable Memories such as BCAM, TCAM, XYCAM...
55
0.0
QuantumLeap - Virtual Platform Simulation Acceleration
QuantumLeap is a parallel simulation performance accelerator that leverages a new synchronization algorithm to provide the fastest virtual platform so...
56
0.0
Multi-domain simulation at the system-level for mixed signal behavior modeling
The simulators implement various models of computation. Most of these models of computation can be viewed as a framework for component-based design, w...
57
0.0
DVinsight - Correct by construction SV UVM code with a smart editor
DVinsight™ is a smart editor for creation of Universal Verification Methodology (UVM) based System Verilog (SV) Design Verification (DV) code.DV...
58
0.0
NVMe-Xactor VIP Solution
NVMe-Xactor is a comprehensive VIP solution portfolio for NVMe 1.2 used by SoC and IP designers to ensure comprehensive verification and protocol and ...
59
0.0
Hybrid Emulation
Hybrid emulation is performed where some parts of the system run in the emulator and other parts run in a virtual prototyping. As a byword for early a...
60
0.0
Symphony Mixed-Signal Platform
The industry s fastest and most configurable mixed-signal solution to accurately verify design functionality, connectivity, and performance across A/D...
|
Previous
|
2