Catalog of SIP Cores
System on Chip design resources
System on Chip design resources
July 2, 2026 -
Launched today, Synopsys’ ESUN IP solution slashes AI tail latency and eliminates networking bottlenecks to enable seamless, scalable performance for modern AI infrastructure.
by Jeff Child, allaboutcircuits.com
Today, Synopsys announced the industry's first complete IP solution for the new Ethernet for Scale-Up Networks (ESUN) open standard, covered here in this exclusive All About Circuits article.
As artificial intelligence training and inference clusters scale up from dozens to thousands of interconnected accelerators, data center architects are confronting an unforgiving physical reality: the network can no longer be treated as background plumbing. It has evolved into a primary determinant of overall system performance.
In massive modern workloads, accelerators must constantly exchange intermediate data and synchronize at every single computational step. This structural shift means that raw bandwidth is no longer the sole metric of success; the network must deliver data with absolute predictability. Synopsys’ new ESUN IP is designed to eliminate the systemic tail latency that leaves expensive supercomputing resources sitting idle.