Samsung early with 7nm process, says report.
April 09, 2018 // By Peter Clarke, eeNews
Samsung Electronics has completed the development of 7nm manufacturing process technology that makes use of extreme ultra-violet (EUV) lithography, about six months ahead of schedule, according to a report in Seoul Economy Daily.
The process is installed at the Hwaseong S3 production line in South Korea. Samsung is in a race to catch up with foundry leader TSMC which is expected to begin 7nm production in June with Qualcomm, Xilinx and Apple joining HiSilicon as customers.
"The Samsung developers who participated in the development of the 7nm process have completed their mission and moved to 5nm development," the report said quoting an unnamed executive from the semiconductor industry. "We know that they have shared the design database necessary for sample production from customers such as Qualcomm," the report also quoted the official as saying.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Cadence Pegasus Verification System Certified for Samsung Foundry 5nm and 7nm Process Technologies
- Samsung Foundry Certifies Analog FastSPICE Platform from Siemens for Early Design Starts on 3nm GAA Process Technology
- Cadence Custom/AMS Flow Certified for the Samsung Foundry 3nm Advanced Process Technology for Early Design Starts
- Samsung Electronics Starts Production of EUV-based 7nm LPP Process
- TSMC Certifies Synopsys IC Compiler II for the Most Advanced 7-nm Process Node Enabling Early Tapeouts
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?