Lip-Bu Tan on AI, China & Moore
EDA’s a systems game, says Cadence CEO
Rick Merritt, EETimes
4/12/2018 00:01 AM EDT
SANTA CLARA, Calif. — There’s still room for investing in accelerators for machine learning, one of several semiconductor segments China hopes to dominate, according to Lip-Bu Tan, a veteran investor. Wearing his hat as chief executive of Cadence Design Systems, he’s bullish on the silicon roadmap and says EDA companies need to move up to the systems level.
As much as 40 percent of Cadence’s users are now systems companies of some sort. They are a diverse lot from smartphone makers like Apple and ZTE to top-tier carmakers, mil/aero giants and the largest data centers that spend an estimated $85 billion a year on capital equipment.
“Quietly every one of [the big data centers] are designing some form of machine learning or other offload processor…We see more system companies driving optimizations and seeking differentiation in offering a better experience or more performance or lower latency or more storage capacity,” Tan said in an exclusive interview with EE Times.
E-mail This Article | Printer-Friendly Page |
|
Cadence Hot IP
Related News
- Walden International Chairman & Founder Lip-Bu Tan joins the Cosmic Circuits Board of Directors
- CEO Interview: Cadence's Tan plans to build on analog strength
- Intel Elects Lip-Bu Tan to Its Board of Directors
- Cadence Announces Anirudh Devgan to Become CEO in December 2021; Lip-Bu Tan to Transition to Role of Executive Chairman at That Time
- Lip-Bu Tan Joins Aquantia Board of Directors
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024