Toshiba Memory Corporation and Synopsys Collaborate to Accelerate 3D Flash Memory Verification
Collaboration Enables 2X FineSim Pro FastSPICE Speed-up for NAND Flash Circuit Simulation
MOUNTAIN VIEW, Calif., May 30, 2018 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that it has collaborated with Toshiba Memory Corporation to accelerate the verification of Toshiba Memory Corporation's BiCS FLASH™ vertically stacked three-dimensional (3D) flash memory. By working closely with Toshiba Memory Corporation, Synopsys introduced innovative simulation algorithms in its FineSim® Pro FastSPICE tool to address the increased design complexity of 3D NAND Flash memory. These new technologies improve simulation speed by an average of 2X, thereby reducing multi-day simulation runs to less than a day.
Compared to traditional Flash devices, 3D Flash devices have much larger memory arrays, more complex analog and programming circuits, and extensive power distribution network. Additionally, due to the stacked memory array structure, 3D Flash designs must deal with increased coupling effects due to layout parasitic elements. This increased complexity results in multi-day simulation times when using existing circuit simulation technology. Through close collaboration with Toshiba Memory Corporation, the latest release of FineSim Pro FastSPICE delivers several key technologies specifically optimized for 3D Flash simulation, for efficient handling of massive array structures, large power distribution network, increased layout parasitic elements, and high-precision analog circuits.
"FineSim has been our signoff circuit simulator since early 2000. Our long collaboration with Synopsys has enabled us to develop best-in-class Flash memory products for a broad range of applications," said Shigeo (Jeff) Ohshima, Technology Executive SSD Application Engineering of Toshiba Memory Corporation. "By working closely with Synopsys we're able to deploy FineSim Pro for verification of our latest BiCS Flash memories and meet our stringent quality and reliability requirements."
"Advanced flash memory designs require extensive circuit simulation to ensure design robustness, reliability, and cost competitiveness," said Paul Lo, corporate vice president of Engineering in the Design Group at Synopsys. "Our team is committed to continuing our close collaboration with Toshiba Memory Corporation to deliver novel circuit simulation technologies to meet the challenging needs of simulating complex 3D NAND Flash memories and enable Super Chips with Synopsys™."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Expands Memory Verification IP Portfolio with UFS, UniPro and eMMC to Accelerate Verification Closure for Mobile Designs
- Magma's Quartz DRC and Quartz LVS Adopted by Toshiba Corporation for Verification and Yield Improvement of Advanced Flash Memory Designs
- Synopsys, Powerchip and Nikon Collaborate on 42-nm Flash Memory Optimization
- Synopsys And ARM Collaborate To Accelerate AMBA AXI Adoption With DesignWare Verification IP
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
Breaking News
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
Most Popular
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- OPENEDGES Technology Achieves ISO 26262 ASIL-B Certification
E-mail This Article | Printer-Friendly Page |