USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP
Cadence Selected for DARPA ERI Machine Learning Contract to Accelerate Electronic Design Innovation
Cadence MAGESTIC program includes machine learning experts at Carnegie Mellon University and NVIDIA to drive development of intelligent chip, package and board design flows
SAN JOSE, Calif. -- July 24, 2018 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it was selected by the Defense Advanced Research Projects Agency (DARPA) to support the Intelligent Design of Electronic Assets (IDEA) program, one of six new programs within DARPA’s Electronics Resurgence Initiative (ERI) to use advanced machine learning techniques to develop a unified platform for a fully integrated, intelligent design flow for systems on chip (SoCs), systems in package (SiPs) and printed circuit boards (PCBs). The ERI investments are the next steps in creating a more automated electronics design capability that will benefit the aerospace/defense ecosystem and the electronic industry’s commercial needs.
To fulfill the program charter over the four-year term of the contract, Cadence created the Machine learning-driven Automatic Generation of Electronic Systems Through Intelligent Collaboration (MAGESTIC) research and development program. This program will create a foundation for system design enablement by introducing greater autonomy within the design process and developing truly design-intent-driven products. The Cadence-led team includes Carnegie Mellon University and NVIDIA, two of the most renowned machine learning leaders in the world. More information on the Cadence® MAGESTIC program can be found at www.cadence.com/go/ml.
“We’ve been leading the industry in the development, deployment and support of electronic design flows that use machine learning, analytics and optimization technologies. This program will accelerate our roadmap toward realizing intelligent design flows for the next big leap in design productivity,” stated Dr. Anirudh Devgan, president of Cadence. “This program will set the stage for enhancing the entire span of our analog, digital, verification, package and PCB EDA technologies, providing our customers with the most advanced system design enablement solutions.”
The DARPA ERI programs address impending engineering and economics challenges that, if left unanswered, could challenge what has been a relentless half-century run of progress in microelectronics technology. It is now clear that the design work and fabrication required to keep pace in microelectronics is becoming increasingly difficult and expensive. The MAGESTIC program aims to address:
- Advancing the state of the art in machine learning to develop algorithms that optimize performance
- Extending support for advanced CMOS process nodes including 7nm and below, as well as larger process nodes
- Automating the routing and tuning of devices to improve reliability, circuit performance, and resilience
- Demonstrating improved power, performance and area (PPA) utilizing machine learning, analytics, and optimization
- Staging the introductions of the technology, allowing the system to learn from the users and allowing users to gain an understanding of how to best leverage the tools to achieve desired results.
The program also will extend Cadence’s work in employing cloud-based design systems to handle large-scale distributed processing to speed design efforts.
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
|
Cadence Hot IP
Related News
- Synopsys Awarded DARPA ERI Contract Extension for Analog/Mixed-Signal Emulation Technology Innovation
- Cadence and TSMC Collaborate on N16 79GHz mmWave Design Reference Flow to Accelerate Radar, 5G and Wireless Innovation
- SiMa.ai Partners with GUC to Accelerate Time to Market for Industry's First Purpose-Built Machine Learning Platform for the Embedded Edge
- Cadence and GlobalFoundries Collaborate on RF and mmWave Design Flow to Accelerate Mobile and 5G Innovation
- Cadence and Intel Foundry Services Collaborate to Accelerate Innovation with Scalable and Proven Cadence Cloud Solutions
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |