RTP packetizer IP-cores for JPEG XS compressed video encapsulation over ST2110-22
The Linley Group Microprocessor Report Details eSilicon 7nm IP
Report examines applications of 7nm IP platforms for AI and networking
SAN JOSE, Calif. — August 14, 2018 — eSilicon, an independent provider of FinFET-class ASICs, market-specific IP platforms and advanced 2.5D packaging solutions, announced today the availability of a comprehensive report from the Linley Group that details the company’s 7nm IP portfolio. The Linley Group is an industry-leading source for independent technology analysis of semiconductors for networking, communications, mobile, and data-center applications.
The report examines the application of eSilicon’s recently announced 7nm IP platforms for AI and networking. The methodology to configure custom AI accelerators using the eSilicon neuASICÔ platform is detailed. IP discussed in the report includes 56Gbps SerDes, high-bandwidth memory version 2 (HBM2) PHY, ternary content-addressable memory (TCAM) compilers, as well as networking-optimized I/Os and additional types of memory compilers. eSilicon’s approach to 2.5D integration is also discussed, along with a development timeline for its IP platforms and an assessment of the market.
“We were impressed with the progress eSilicon has made in AI and networking,” said Mike Demler, senior analyst at The Linley Group and a senior editor at Microprocessor Report. “These are highly competitive markets and the company’s 7nm IP platforms should provide real differentiation for its customers.”
The report, entitled “eSilicon 7nm SerDes Hits 56Gbps — NeuASIC Platform Includes AI Accelerators for 2.5D/3D ICs” can be downloaded free of charge from the eSilicon website.
About eSilicon
eSilicon is an independent provider of complex FinFET-class ASICs, market-specific IP platforms and advanced 2.5D packaging solutions. Our ASIC+IP synergies include complete 2.5D/HBM2 and TCAM platforms for FinFET technology at 16/14/7nm as well as SerDes, specialized memory compilers and I/O libraries. Supported by patented knowledge base and optimization technology, eSilicon delivers a transparent, collaborative, flexible customer experience to serve the high-bandwidth networking, high-performance computing, artificial intelligence (AI) and 5G infrastructure markets. www.esilicon.com
|
Related News
- Linley Spring Processor Conference 2019: eSilicon to demonstrate 7nm DSP SerDes over a 5-meter cable assembly and present on IP platforms
- eSilicon Announces Availability of 7nm High-Bandwidth Interconnect (HBI+) PHY for Die-to-Die Interconnects
- ECOC 2019: eSilicon to Demonstrate 7nm 58G DSP-Based SerDes Over Seven-Meter and Three-Meter Samtec Cable Assemblies
- eSilicon Tapes Out 7nm Combo PHY (HBM2/HBM2E/Low Latency) Test Chip
- eSilicon Tapes Out 7nm neuASIC IP Platform Test Chip
Breaking News
- Logic Design Solutions Introduces the first NVMe HOST IP on POLARFIRE SoC FPGA
- Siemens expands industry-leading IC verification portfolio through acquisition of OneSpin Solutions
- Avery Design Debuts CXL 2.0 System-level VIP Simulation Solution
- Synopsys AI-Driven Design System Enables Renesas to Achieve Breakthrough in Productivity
- TSMC Reports First Quarter EPS of NT$5.39
Most Popular
- Synopsys To Expand DesignWare Ethernet IP Portfolio with Acquisition of MorethanIP
- Siemens expands industry-leading IC verification portfolio through acquisition of OneSpin Solutions
- Arm and NVIDIA: Fueling Innovation for the Next Era of Compute
- OpenFive Tapes Out SoC for Advanced HPC/AI Solutions on TSMC 5nm Technology
- Avery Design Debuts CXL 2.0 System-level VIP Simulation Solution
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |