English
TSMC Goes Photon to Cloud
Rick Merritt, EETimes
October 4, 2018
SAN JOSE, Calif. — TSMC taped out its first chip in a process making limited use of extreme ultraviolet lithography and will start risk production in April on a 5nm node with full EUV. Separately, the foundry forged partnerships with four partners to support online services for back-end chip design.
The foundry’s update showed area and power gains continue in its leading-edge nodes, but chip speeds are no longer advancing at their historic rate. To compensate, TSMC gave an update on a half-dozen packaging techniques it is developing to speed connections between chips.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Cadence Collaborates with TSMC and Microsoft to Reduce Semiconductor Design Timing Signoff Schedules with the Cloud
- Synopsys, TSMC and Microsoft Azure Deliver Highly Scalable Timing Signoff Flow in the Cloud
- TSMC-Certified OIP Virtual Design Environment with Synopsys Tools Now Available on Google Cloud
- TSMC Strengthens OIP Cloud Alliance with New Partner and New Solution Enablement
- Arm, Cadence and Xilinx Introduce First Arm Neoverse System Development Platform for Next-Generation Cloud-to-Edge Infrastructure, Implemented on TSMC 7nm Process Technology
Breaking News
- Green Hills Software Extends Multicore Interference Mitigation to Arm Cortex-A72 for DO-178C Level A Applications
- MediaTek Introduces Helio G35 & G25 Gaming Series Chipsets
- Aldec Adds Customizable Tool Qualification Data Package to ALINT-PRO for DO-254 Projects
- Innosilicon multiple high-speed interface IPs, based on the SMIC 14nm process, R&D and mass production proven
- Innosilicon IP helps Ingenic T20 win "China Chip" Excellent Market Performance Product Award
Most Popular
- Innosilicon IP helps Ingenic T20 win "China Chip" Excellent Market Performance Product Award
- OPENEDGES Network-on-Chip Interconnect IP and DDR Controller Licensed for GCT Semiconductor LTE Category 19 Chip
- Green Hills Software Extends Multicore Interference Mitigation to Arm Cortex-A72 for DO-178C Level A Applications
- Innosilicon multiple high-speed interface IPs, based on the SMIC 14nm process, R&D and mass production proven
- Dialog Semiconductor Announces Completion of its Acquisition of Adesto Technologies