English
TSMC Goes Photon to Cloud
Rick Merritt, EETimes
October 4, 2018
SAN JOSE, Calif. — TSMC taped out its first chip in a process making limited use of extreme ultraviolet lithography and will start risk production in April on a 5nm node with full EUV. Separately, the foundry forged partnerships with four partners to support online services for back-end chip design.
The foundry’s update showed area and power gains continue in its leading-edge nodes, but chip speeds are no longer advancing at their historic rate. To compensate, TSMC gave an update on a half-dozen packaging techniques it is developing to speed connections between chips.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- TSMC-Certified OIP Virtual Design Environment with Synopsys Tools Now Available on Google Cloud
- TSMC Strengthens OIP Cloud Alliance with New Partner and New Solution Enablement
- Arm, Cadence and Xilinx Introduce First Arm Neoverse System Development Platform for Next-Generation Cloud-to-Edge Infrastructure, Implemented on TSMC 7nm Process Technology
- Synopsys Announces Availability of TSMC-certified IC Design Environment in the Cloud
- Cadence Expands its Cloud Portfolio with Delivery of TSMC OIP Virtual Design Environment
Breaking News
- CXL Consortium and Gen-Z Consortium Announce MOU Agreement
- Strategic Investment of NXP in Kalray
- eInfochips to Exhibit and Present at Design & Reuse IP-SoC Silicon Valley 2020
- Leading Industry Veteran Joins SiFive as Chief Financial Officer
- Allegro DVT AV1 Encoder and Decoder Hardware IPs Embedded in Products by End of 2020
Most Popular
- Intel shines amidst the carnage of the 2019 semiconductor market
- Synopsys Expands Collaboration with Broadcom for 7nm and 5nm Designs
- BrainChip Introduces Company's Event-Based Neural-Network IP and NSoC Device at Linley Processor Virtual Conference
- Silex Insight launches Chinese OSCCA high performance (400 Gbps) SM4 Crypto Core
- Allegro DVT AV1 Encoder and Decoder Hardware IPs Embedded in Products by End of 2020