Register File with low power retention mode and 3 speed options
Xilinx's New FPGAs Address Evolving Threats, Fake ICs
EE Times (November 27, 2018)
FPGA pioneer Xilinx is targeting a range or military and space applications with its latest generation of “defense-grade’ programmable logic chips, including expanded military use of machine learning and AI applications as well as securing devices at the network edge.
Along with standard features like a ruggedize packaging and resistance to temperature extremes, Xilinx said its latest generation of military grade systems designated XQ also includes anti-counterfeiting and reliability features for systems that must often operate for decades.
The chip maker’s programmable logic devices are already integrated into front-line weapons such as the F-35 fighter, and Xilinx is stressing the security and anti-counterfeiting features of its latest FPGAs and SoCs based on its Ultrascale architecture. The “Xynq” portfolio of programmable silicon for harsh military and space applications includes new multiprocessor and RF SoCs with an emphasis on scaling and security. The chip maker is promoting those security and anti-counterfeiting features for emerging machine learning applications like autonomous systems that must process data locally while remaining hack-proof.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Announces Defense-Grade 7 Series FPGAs and Zynq-7000 All Programmable SoCs with Fourth Generation Secure Capabilities
- Xilinx Advances State-of-the-Art in Integrated and Adaptable Solutions for Aerospace and Defense with Introduction of 16nm Defense-Grade UltraScale+ Portfolio
- Xilinx Announces Industry's First Low Latency 25G Ethernet IP for FPGAs to Address Throughput Challenges in Data Center Applications
- Anchor Hill's Mobile Phase Recovering Equalizer is now available for Xilinx FPGAs
- Xilinx Demonstrates Industry's First QPI 1.1 Interface with FPGAs at Intel Developer Forum
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions