Bluespec Returns from Landmark RISC-V Summit; CTO Nikhil Leads Discussion on ISA Formal Spec
FRAMINGHAM, Mass.-- January 28, 2019 -- Bluespec has just returned from the first-ever RISC-V Summit in Santa Clara, CA. Packed with over 1,100 attendees from more than 20 countries around the world, the attendance alone signals a seismic shift in RISC-V interest and global importance.
With extraordinary keynote presentations from Facebook, SiFive, and Western Digital, the summit was filled with thought leaders in the RISC-V community. Attending for Bluspec was CTO Rishiyur Nikhil, who was proud to serve as the formal chair for the summit’s lively technical session on ISA Formal Spec on Thursday, December 6th.
In a spirited “state of the union” on the topic, Nikhil explained the colossal shift of instruction set language from English to math, which has enabled a far more precise means of communicating RISC-V instructions. This, Nikhil informed the crowd, marks yet another massive change brought on by RISC-V, as it sweeps across the world, redefining how we build our future.
Other highlights included a captivating technical talk by Symbiotic EDA’s Clifford Wolf, a surprise announcement from Western Digital’s Martin Fink, and an insightful presentation on security from RISC-V Foundation Vice-Chair, David Patterson. Patterson's talk emphasized the revolutionary power of RISC-V as it ushers security development out of a closed, corporate system and into the open, where many more eyes (and minds) can look at it. There is no doubt that RISC-V will play a critical role in the future of security.
2019 is already filled with workshops and conferences around the globe that will continue to push RISC-V into the forefront of CPU technology. Bluespec is excited to be involved with a number of these events and looks forward to playing a major role in the RISC-V movement in the year to come.
|
Related News
- Think Silicon demonstrates early preview of Industry's first RISC-V ISA based 3D GPU at the RISC-V Summit
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- Andes Technology to Exhibit Groundbreaking RISC-V Solutions for AI and Automotive at RISC-V Summit North America 2023
- Axiomise Heads to Silicon Valley Next Week for RISC-V Summit North America
- Bluespec's Accelerate-HLS Leverages RISC-V to Simplify and Speed the Development of HLS Applications
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |