English
SoC-e networking IP porfolio extends with SpaceWire: The standard for Spacecraft communication networks
February 8, 2019 -- New Space concept is moving fast. Some technology drivers of this evolution are the new communication standards that enables interoperability among spacecraft systems. As an example, the evolution of SpaceWire standard is coordinated by the European Space Agency (ESA) in collaboration with international space agencies including NASA, JAXA, and RKA.
SoCe has released a SpaceWire IP Core is a VHDL core that implements a complete, reliable and fast SpaceWire encoder-decoder with AXI management interface, synthesizable for FPGA and for reconfigurable SoC Devices. It is designed to conform to ECSS-E-ST-50-12C. It is supported on the following Xilinx FPGA Families under Vivado tool:
| Spacewire Codec with AHB host interface  SpaceWire Routing Switch Configurable AMBA bus SoC platform | Ad |
- 7-Series (Zynq, Spartan, Artix, Kintex, Virtex)
- Ultrascale (Kintex, Virtex)
- Ultrascale+ (Zynq MPSoC, Kintex, Virtex)
This IP has been integrated on the electronic platform designed in collaboration with Satlantis to communicate with the satellite on-board computer.
SpaceWire IP has been tested using the following third-party equipment: Star-Dundee SpaceWire PCIe: https://www.star-dundee.com/products/spacewire-pcie
SoCe offers full support on the integration and modification of the IP and works in SpaceWire related projects with different scope up-to the customer.
|
||||||
Related News
- SoC-e releases Multiport Time Sensitive Networking (TSN) IP Core
- GE Power Management licenses SoC-e wire-speed Cryptography IP for GOOSE&Sampled Values Security
- Stage Tec introduces HSR for Professional Audio Broadcasting using SoC-e Technology
- SoC-e's 1588Tiny IP Core now supports Layer-3 PTP operation
- SoC-e's Managed Ethernet Switch now supports up-to 32 ports
Breaking News
- UltraSoC extends on-chip analytics architecture for the age of machine learning, artificial intelligence and parallel computing
- Cadence Selected as Primary EDA Tool Vendor by GLOBALFOUNDRIES
- Can MIPS Leapfrog RISC-V?
- Soitec Becomes Strategic Partner of Silicon Catalyst Start-up Incubator
- Next-generation Armv8.1-M architecture: Delivering enhanced machine learning and signal processing for the smallest embedded devices
Most Popular
- Can Arm Survive RISC-V Challenge?
- Next-generation Armv8.1-M architecture: Delivering enhanced machine learning and signal processing for the smallest embedded devices
- Can MIPS Leapfrog RISC-V?
- China's Semi Capex Forecast to be Larger than Europe and Japan Combined in 2018
- SmartDV Unveils SimXL Portfolio of Synthesizable Transactors for Hardware Emulation, FPGA Prototyping Platforms
|
E-mail This Article | 
|
|
Printer-Friendly Page |