SmartDV's DVCon China Exhibit to Showcase Extensive Verification IP Portfolio
Will Highlight New TileLink Verification IP for RISC-V Systems, SimXL Synthesizable Transactors for Emulation, FPGA Prototyping
SAN JOSE, CALIF –– April 10, 2019 –– SmartDV™ Technologies, the Proven and Trusted choice for Verification IP will highlight TileLink Verification IP for RISC-V based systems and SimXL, Synthesizable Transactors for accelerating system-level SoC testing on hardware emulators and FPGA prototyping platforms at DVCon China in Booth #110.
Also highlighted will be its large portfolio of Verification IP used at more than 120 leading networking, storage, wireless and memory companies, and support for all commercial simulators, emulators, formal tools and verification languages.
WHEN: Wednesday, April 17
WHERE: Crowne Plaza Hotel Century Park in Shanghai, China
About SmartDV
SmartDV™ Technologies, the Proven and Trusted choice for Verification IP, offers high-quality standard and custom protocol Verification IP supporting all simulation, emulation, formal verification tools and verification languages used in a coverage-driven chip design verification flow. Design groups worldwide rely on SmartDV’s Verification IP solutions developed by talented and experienced ASIC and SoC design verification engineers for verification of their networking, storage, automotive, bus, MIPI and display chip projects. The result is Proven and Trusted Verification IP used in hundreds of projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif. Visit www.SmartDV.com to learn more.
|
SmartDV Technologies Hot IP
SmartDV Technologies Hot Verification IP
Related News
- SmartDV Unveils Automation Tool Suite for Use with Its Extensive Verification IP Portfolio
- SmartDV to Exhibit at Virtual Samsung SAFE Forum 2020 with Portfolio of Design and Verification IP
- SmartDV's Design and Verification Solutions Portfolio Surpasses 600 Offerings
- SmartDV's Platform-Independent VIP Portfolio Ensures Seamless Coverage-Driven Verification Flow
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |