2D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
TSMC Steps Through 7, 6, 5, Moore
Moore’s law countdown delivers process, package advances
By Rick Merritt, EETimes
April 24, 2019
SANTA CLARA, Calif. — TSMC added an N5P process and more details on advanced packages to its roadmap for squeezing advances from silicon at an annual event here.
At the bleeding edge, picking a path forward among expanding 7, 7+, 6, 5, and 5+ options is increasingly complex. “The good news is we continue to see scaling for the foreseeable future,” Yuh-Jier Mii, a senior vice president for technology development for TSMC, told an audience of about 2,000 attendees.
Even chief executive C.C. Wei cracked a joke over TSMC’s news last week of a 6-nm option that will start risk production a year after its previously announced 5-nm node. “I had to ask my R&D people what their thinking was — was that for fun?” he quipped in a keynote. “Next time, you won’t be surprised if I release an N5.5.
E-mail This Article | Printer-Friendly Page |
|
Related News
- TSMC Announces the Opening of Advanced Backend Fab 6, Marking a Milestone in the Expansion of 3DFabric™ System Integration Technology
- Intel Launches Agilex 7 FPGAs with R-Tile, First FPGA with PCIe 5.0 and CXL Capabilities
- TSMC and GLOBALFOUNDRIES Announce Resolution of Global Disputes Through Broad Global Patent Cross-License
- TSMC Tips 7+, 12, 22nm Nodes
- iPhone 7 Sports Intel, TSMC
Breaking News
- GUC Monthly Sales Report - April 2024
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Zhuhai Chuangfeixin: OTP IP Based on 55nm High-Voltage Process Successfully Qualified for Listing
- Arm Brings Transformers to IoT Devices
- BrainChip and Frontgrade Gaisler to Augment Space-Grade Microprocessors with AI Capabilities
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process