Cadence Delivers Portable Test and Stimulus Methodology and Library
SAN JOSE, Calif., 17 Jul 2019 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced delivery of the Accellera Portable Test and Stimulus Specification (PSS) 1.0-compliant implementation of the popular Cadence® Perspec™ System Methodology Library (SML) and methodology documentation. This new PSS methodology and library was checked by AMIQ using their DVT Eclipse IDE to confirm the new library is PSS Language Reference Manual compliant.
The PSS methodology library enables Cadence Perspec System Verifier customers to access PSS source code for any of the SML functions to develop their models, saving them a minimum of eight weeks of development versus manual library creation. In addition, Cadence will also provide the library in source form along with the methodology documentation to non-Perspec users to help promote the adoption of the PSS. For more information on the Cadence Perspec System Verifier and the PSS methodology and library, please visit www.cadence.com/go/PSSMethodology.
The PSS methodology document and library are accessible via download, providing customers with the flexibility of increased automation capabilities and platform portability. The methodology and library features include:
- PSS model library: Users gain access to a compliant PSS model library for common processor actions and memory operations.
- Guidelines for PSS model packaging and adoption: Users gain access to a directory and naming and packaging guidelines that make PSS-reusable code more consistent and easier to package and share.
- Fully explained patterns and code examples for PSS modeling: Users have access to a dictionary of patterns that they can review and customize to solve their specific needs. Additionally, the patterns demonstrate PSS model reuse and extensibility, allowing platform portability and vertical reuse.
“Users appreciate the power of the latest standards for enabling industry progress and multi-vendor support,” said Cristian Amitroaie, CEO of AMIQ EDA. “We collaborated with Cadence using our DVT Eclipse IDE to provide a way to check the library for compliance to the standard. The combination of our IDE features and realistic examples helps users become familiar with PSS and develop compliant, vendor-neutral models for a variety of applications.”
“Delivering the PSS methodology and library exemplifies our commitment to facilitating further adoption of PSS to tackle complex verification challenges,” said Ziyad Hanna, corporate vice president, R&D in the System & Verification Group at Cadence. “Our focus is to continually reduce the cost of finding bugs, and the PSS is critical in this quest. By offering our library in PSS-compliant form, customers can design with confidence and speed time to market.”
The Perspec System Verifier improves system-level test productivity by up to 10X. It is part of the Cadence Verification Suite comprised of best-in-class core engines, verification fabric technologies and solutions that increase verification throughput. Together, they support the company’s Intelligent System Design™ strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently.
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at cadence.com.
|
Cadence Hot IP
Related News
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
- Cadence Perspec System Verifier Supports New Accellera Portable Test and Stimulus Specification 1.0
- Accellera Releases Portable Test and Stimulus Standard 2.1
- Cadence, Mentor Graphics and Breker Announce Collaborative Technology Contribution to Accellera Portable Stimulus Working Group
- Breker Verification Systems Unveils Next-Generation Trek5 with Fully Compliant Support for Accellera Portable Stimulus Standard
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |