NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
SmartDV to Exhibit at SemIsrael Expo, ICCAD China 2019
Will Feature Portfolio of SmartDV Verification IP, Demonstrate Smart ViPDebug Protocol Debugger
SAN JOSE, CALIF. –– November 6, 2019 –– SmartDV™ Technologies will exhibit at SemIsrael Expo 2019 in Airport City, Israel, November 19 and ICCAD China 2019 November 21-22 in Nanjing, China.
At both events, SmartDV will showcase why it is the Proven and Trusted choice for Verification and Design Intellectual Property (IP), including new additions to its extensive and broad portfolio of protocols. SmartDV’s latest VIP supports the TileLink chip-scale interconnect standard, an open-source, high-performance and scalable cache-coherent fabric for RISC-V based system-on-chip (SoC) designs, and Verilator, the free, open-source hardware description language (HDL) simulator.
In addition, SmartDV will demonstrate its Smart ViPDebug™, a visual protocol debugger that reduces debug time by rapidly identifying violations.
SemIsrael and ICCAD China attendees can schedule meetings to discuss SmartDV’s Verification and Design IP or arrange for private demos of Smart ViPDebug at demo@smart-dv.com.
About SmartDV
SmartDV™ Technologies is the Proven and Trusted choice for Verification and Design IP with the best customer service from more than 250 experienced ASIC and SoC design and verification engineers. Its high-quality standard or custom protocol Design and Verification IP supports simulation, emulation, field programmable gate array (FPGA) prototyping, post-silicon validation, formal property verification, RISC-V verification services. The result is Proven and Trusted Design and Verification IP used in hundreds of networking, storage, automotive, bus, MIPI and display chip projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif. Visit SmartDV to learn more.
|
SmartDV Technologies Hot IP
SmartDV Technologies Hot Verification IP
Related News
- SmartDV's DVCon China Exhibit to Showcase Extensive Verification IP Portfolio
- SmartDV and NSITEXE Sign Agreement to Deploy NSITEXE's RISC-V 32bit CPU Core throughout North America, China, India, Taiwan
- SmartDV to Exhibit at Virtual Samsung SAFE Forum 2020 with Portfolio of Design and Verification IP
- SmartDV Achieves Record Revenue in 2019
- China Only Region to Register Pure-Play Foundry Market Growth in 2019
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |