English
SmartDV's TileLink, Verilator VIP on Full Display at RISC-V Summit
VIP Ensures Thorough, Seamless Coverage-Driven Verification Flow Between Simulation, Emulation, Formal Verification
SAN JOSE, CALIF –– December 3, 2019 ––
WHO: SmartDV™ Technologies, the Proven and Trusted choice for Verification and Design Intellectual Property (IP)
WHAT: Will highlight new additions to its extensive and broad portfolio of VIP that support TileLink, the chip-scale interconnect standard, and the Verilator open-source hardware description language (HDL) simulator at the RISC-V Summit. It will offer demonstrations of its Smart ViPDebug™, a visual protocol debugger that reduces debug time.
WHEN: Tuesday, December 10, from 11:30 a.m. until 7 p.m. and Wednesday, December 11, from 11:30 a.m. until 4 p.m.
WHERE: San Jose Convention Center, San Jose, Calif.
Attendees can schedule Smart ViPDebug demos or meetings to learn how SmartDV’s VIP ensures a thorough and seamless coverage-driven verification flow with no coverage gaps between simulation, emulation or formal verification at demo@smart-dv.com.
About SmartDV
SmartDV™ Technologies is the Proven and Trusted choice for Verification and Design IP with the best customer service from more than 250 experienced ASIC and SoC design and verification engineers. Its high-quality standard or custom protocol Design and Verification IP supports simulation, emulation, field programmable gate array (FPGA) prototyping, post-silicon validation, formal property verification, RISC-V verification services. The result is Proven and Trusted Design and Verification IP used in hundreds of networking, storage, automotive, bus, MIPI and display chip projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif. Visit SmartDV to learn more.
|
||||||
SmartDV Technologies Hot IP
SmartDV Technologies Hot Verification IP
Related News
- NSITEXE Selects SmartDV TileLink Verification IP for RISC-V Based Applications
- SmartDV to Demonstrate TileLink Verification IP for RISC-V Based Systems, Smart ViPDebug Protocol Debugger at DVCon India
- SmartDV Supports RISC-V Movement with TileLink Verification IP for RISC-V Based Systems
- SmartDV Heads to DVCon Europe to Showcase VIP Support for Verilator and TileLink, Demonstrate Smart ViPDebug Protocol Debugger
- Imperas announce first reference model with UVM encapsulation for RISC-V verification
Breaking News
- GLOBALFOUNDRIES Delivers Industry's First Production-ready eMRAM on 22FDX Platform for IoT and Automotive Applications
- Synopsys Announces Next-Generation VC SpyGlass RTL Static Signoff Platform
- Graphcore secures additional $150 million in new capital Reports Fiscal 2019 business highlights
- Semiconductor Units To Rebound, Exceed 1 Trillion Devices Again in 2020
- Zhuhai Chuangfeixin eNOR embedded Flash Memory IP Solution and 128M bits SPI NOR Flash Qualified in 55nm Floating-Gate Flash Process
Most Popular
- Synopsys Delivers Silicon-Proven HBM2E PHY IP Operating at 3.2 Gbps
- SambNova Systems Announces $250 Million Series C as it Continues to Set a New Course for the Future of Enterprise Computing
- NXP Announces Lead Partnership for Arm Ethos-U55 Neural Processing Unit for Machine Learning
- Mobiveil Announces Availability of Compute Express Link (CXL) IP (COMPEX) for High-Performance Applications
- Imperas announce first reference model with UVM encapsulation for RISC-V verification
|
E-mail This Article | 
|
|
Printer-Friendly Page |