Bluespec, Inc. to Open Source Its Proven BSV High-level HDL Tools
January 7, 2020 -- Bluespec, Inc. will open source its BSV development tools on January 31, 2020. The company is contributing this powerful field-proven technology to the open source hardware community to reinforce an industry uptick in the use of high-level HDLs that will address challenging new design and verification problems. According to CEO Charlie Hauck, “Open source collaborative development is the only way to deliver the HDL advances necessary for leading-edge applications requiring security, AI, and high assurance. Formal verification, one of the most critically needed advances, requires access to HDL tool source code to provide a complete chain of proof.”
The uptick in the adoption of high-level HDLs is most evident in the proliferation of open source processors implementing the RISC-V ISA. Three quarters of the top dozen RISC-V open source projects are implemented in high-level HDLs. The DARPA SSITH (System Security Integration Through Hardware and Firmware) program uses six different processors as development vehicles, all implemented in high-level HDLs. For projects with a clean slate and no legacy constraints, high-level HDLs are gaining adoption.
| RISC-V processor - 32 bit, 5-stage pipeline |
Low-power 32-bit RISC-V processor
RISC-V Processor - RV12 - 32/64 bit, Single Core CPU
IIT Madras Ph.D. and RISC-V Shakti project member Neel Gala explained the transformative power BSV gives his team. “Bluespec System Verilog gives you a high-level abstraction, like going from assembly [level programming] to C. You don’t do the dirty work, the compiler does all the work for you. You work at a much higher level, your throughput increases. Simulation and turnaround time decreases, and your product release time has a shorter cycle.”
BSV is the only HDL based on Guarded Atomic Actions. This provides a foundation for reasoning about the functional correctness of hardware. Various projects have demonstrated the verification advantages of BSV hardware (Kami at MIT, BlueCheck at the University of Cambridge). Open sourcing the BSV tools will stimulate further development in advanced hardware verification.
Source code for the BSV tools will be licensed under a standard open source license and be hosted by a separate nonprofit organization. Bluespec, Inc. will continue to offer supported versions of the BSV tools, based on the open source code. It will also upstream fixes and enhancements to the public repository. Companies are encouraged to join the BSV supplier ecosystem by providing BSV products and support based on the open source code.
Bluespec, Inc. is your go-to resource for RISC-V, delivering solutions, support, and success. Drive innovation for your business by transforming your embedded systems developers into RISC-V power users. Bluespec equips your team with a suite of developer tools, configurable cores, and ongoing support to solve any RISC-V problem. Let us help you get moving quickly and get results with RISC-V. For a complete overview of the Bluespec RISC-V Factory as well as an array of best-in-class tools and cores for RISC-V innovation, visit Bluespec.com.
Search Silicon IP
- CHIPS Alliance Forms F4PGA Workgroup to Accelerate Adoption of Open Source FPGA Tooling
- Bluespec Unveils Groundbreaking "RISC-V Factory" - Empowering Open Source Hardware Developers to Build Faster and More Efficiently
- SmartDV Adds Support for Verilator Open Source HDL Verilog Simulator
- Imagination and Mentor extend partnership for open source, embedded tools support across all MIPS CPUs
- Bluespec High-Level Synthesis Toolset is Selected by Hitachi
- intoPIX and PlexusAV Pioneer IPMX Standard-Based AV-over-IP Solutions
- Green Hills Software adds support for production-ready RTOS and tools to Imagination Technologies' RISC-V CPUs
- Kalray Announces Production Launch of New "Coolidge™2" DPU Processor Optimized for AI and Intensive Data Processing
- Global Semiconductor Sales Increase 0.3% Month-to-Month in April
- Defacto will celebrate its 20th anniversary at DAC with customer presentations and major technical announcements
- GlobalFoundries and STMicroelectronics Finalize Agreement for New 300mm Semiconductor Manufacturing Facility in France
- Are Chiplets Enough to Save Moore's Law?
- Nanusens announces that it can now create ASICs with embedded sensors
- Consortium's Move Will Boost RISC-V Ecosystem, Thankfully
- Agile Analog launches first complete RISC-V analog IP subsystem at RISC-V Summit Europe
|E-mail This Article||Printer-Friendly Page|