1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors
Munich, Germany – March 18, 2020 – Codasip GmbH, the leading supplier of configurable RISC-V® embedded processor IP, announced today that it has received a Horizon 2020 award from the European Union. The award entitled RISC-V Digital Architecture for the Next Generation of Connected Era is aimed at developing processor cores for the rapidly growing market for integrated circuits for Internet of Things (IoT), connected cars, drones, and artificial intelligence.
European Union Horizon 2020 is the biggest Research and Development programme to date aimed at improving the competitiveness and leadership of the European industry & science. Codasip’s award aims at strengthening the European position in low-power microcontrollers, Internet of Things, and computation for emerging smart applications. The award will enable Codasip to accelerate extending its processor product line from lower to medium-complexity embedded applications and more complex ones involving multicore and high-performance computing.
“We are honored to have been chosen for the Horizon 2020 award and recognized as providing a strategic technology in Europe,” stated Karel Masařík, CEO Codasip GmbH. “We look forward to accelerating the development of the most advanced RISC-V cores.”
Codasip is a leading supplier of configurable RISC-V® embedded processor IP. Codasip provides a portfolio of various RISC-V implementations along with a suite of processor-developing tools to allow for rapid core customization. The company will also contribute to working groups on verification platforms and open cores. Codasip has based its processor development on describing instruction sets and microarchitecture in its high-level CodAL language and Codasip Studio product. Studio enables the automatic generation of RTL, software development tools, simulation models, and UVM descriptions from a CodAL description of the core.
RISC-V is an open, modular, extensible instruction set architecture (ISA) that can be applied to a wide range of applications, from simple embedded applications such as tags to high-performance computing. Codasip was a founding member of the RISC-V Foundation and launched its first RISC-V processor core in 2015.
This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 881172.
|
Codasip Hot IP
Related News
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- European Union Seeks Chip Sovereignty Using RISC-V
- Codasip announces next-generation RISC-V processor family for Custom Compute
- Codasip collaborates with Siemens to deliver trace solution for custom processors
- Blueshift Memory to use Codasip custom compute to develop new memory-efficient processor technology
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |