768x39 Bits OTP (One-Time Programmable) IP, TSMC 55ULP 0.9V–1.2V / 2.5V
Domain Specific Accelerators Will Drive Vector Processing on RISC-V
By Charlie Cheng, Andes Technology (May 26, 2020)
When the RISC-V market first began, the initial rush was to cost reduce designs that would have otherwise used proprietary CPU instruction set architectures (ISAs) in deeply embedded applications. When these systems on chips (SoCs) began being fabricated in FinFET semiconductor process technology, the mask costs grew so expensive that many finite state machines were replaced with programmable micro sequencers based on the RISC-V instruction set. These created the initial excitement and later on the commoditization of simple RISC-V cores from 2014 to 2018.
As the RISC-V architecture became more mature and SoC designers became familiar with the ISA, it found adoption in real-time applications that demanded high performance: in particular, serving as a front end to highly specialized acceleration engines for applications such as artificial intelligence. One key reason for this adoption is that RISC-V is an open architecture for users to add instructions, so the RISC-V processors did not have to treat the accelerators as memory-mapped I/O devices, as was the case for traditional architectures. Instead, they can use a low-latency co-processor.
E-mail This Article | Printer-Friendly Page |
|
Andes Technology Corp. Hot IP
Related News
- Learn the Latest on RISC-V and Vector Processing at All Six Andes Technology Corporation's Presentations at the 2020 RISC-V Summit
- Five Leading Semiconductor Industry Players Incorporate New Company, Quintauris, to Drive RISC-V Ecosystem Forward
- Andes and Vector Propel RISC-V AUTOSAR Software Innovations for the Automotive Industry
- Sophgo Licenses SiFive RISC-V Processor Cores to Drive High-Performance AI Computing Innovation
- Andes Announces General Availability of the New AndesCore™ RISC-V Multicore Vector Processor AX45MPV
Breaking News
- Europe Leaps Ahead in Global AI Arms Race, Joining $20 Million Investment in NeuReality to Advance Affordable, Carbon-Neutral AI Data Centers
- Synopsys Showcases EDA Performance and Next-Gen Capabilities with NVIDIA Accelerated Computing, Generative AI and Omniverse
- Spectral Releases Advanced Quality Assurance & Data Analytics tool to validate advanced node Memory Compilers
- TSMC and Synopsys Bring Breakthrough NVIDIA Computational Lithography Platform to Production
- Kudelski IoT and Dolphin Design unite to accelerate secure ASIC and IP projects
Most Popular
- After TSMC fab in Japan, advanced packaging facility is next
- HBM3 Initially Exclusively Supplied by SK Hynix, Samsung Rallies Fast After AMD Validation, Says TrendForce
- Alphawave Semi Demonstrates 3nm Silicon-Proven 24Gbps Universal Chiplet Express (UCIe) Subsystem for High-Performance AI Infrastructure
- Weebit Nano to demo its ReRAM technology on GlobalFoundries' 22FDX® platform
- We'll Need Many More Fabs to Meet $1 Trillion by 2030 Goal