Domain Specific Accelerators Will Drive Vector Processing on RISC-V
By Charlie Cheng, Andes Technology (May 26, 2020)
When the RISC-V market first began, the initial rush was to cost reduce designs that would have otherwise used proprietary CPU instruction set architectures (ISAs) in deeply embedded applications. When these systems on chips (SoCs) began being fabricated in FinFET semiconductor process technology, the mask costs grew so expensive that many finite state machines were replaced with programmable micro sequencers based on the RISC-V instruction set. These created the initial excitement and later on the commoditization of simple RISC-V cores from 2014 to 2018.
As the RISC-V architecture became more mature and SoC designers became familiar with the ISA, it found adoption in real-time applications that demanded high performance: in particular, serving as a front end to highly specialized acceleration engines for applications such as artificial intelligence. One key reason for this adoption is that RISC-V is an open architecture for users to add instructions, so the RISC-V processors did not have to treat the accelerators as memory-mapped I/O devices, as was the case for traditional architectures. Instead, they can use a low-latency co-processor.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Andes Technology Corp. Hot IP
Related News
- Learn the Latest on RISC-V and Vector Processing at All Six Andes Technology Corporation's Presentations at the 2020 RISC-V Summit
- Andes RISC-V Vector Processor NX27V Is Upgraded to RVV 1.0
- Andes Technology Corp. Targets Deeply Embedded Protocol Processing and Entry-level MCUs With the New N22, the Smallest RISC-V Core in its V5 Family
- Andes Technology Provides RISC-V CPU Core to SK Telecom
- Imperas Simulator Supports Andes Custom Extension to Accelerate Software Development in Domain Specific Applications
Breaking News
- 2020 Activities, Outlook for 2021 & Update of the Financial Objectives: Kalray Aims to Become a European Champion in Intelligent Processors
- Avery Design Announces CXL 2.0 VIP
- Imperas Leads The RISC-V Processor Verification Ecosystem
- KeyASIC Inked Technologies and IP Deal of RM21Mil
- eInfochips Wins Design Services Company of the Year Award from IESA
Most Popular
- Cadence to Acquire NUMECA to Expand System Analysis Capabilities with Computational Fluid Dynamics
- Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
- Netflix Now Streaming xHE-AAC Audio on Android Mobile
- Foxconn and Winbond Make Strategic Investment in Kneron
- MediaTek Launches 6nm Dimensity 1200 Flagship 5G SoC with Unrivaled AI and Multimedia for Powerful 5G Experiences