TSMC Discloses "Secret" 4nm Node
By Alan Patterson, EETimes (June 9, 2020)
TAIPEI – Taiwan Semiconductor Manufacturing Co. (TSMC) today lifted the veil on a previously unannounced manufacturing process between the 5nm and 3nm nodes that are already on the company’s roadmap. It’s 4nm.
“N4 is an evolution from N5,” TSMC Chairman Mark Liu told EE Times at a press event in Hsinchu, Taiwan. “We’re already in business negotiations with customers on N4.”
Liu affirmed information that people working inside a TSMC fab disclosed earlier to EE Times.
The world’s biggest foundry is plugging the gaps against Samsung, its only competitor in the sub-7nm space.
E-mail This Article | Printer-Friendly Page |
|
Related News
- TSMC Plots the Process Course to Its Next "Generational Node"
- TSMC looks to standardise chiplet protocols in "world changing" move
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
- TSMC Expansion in Arizona to Target 3-nm Node
- A closer look at TSMC's 3-nm node and FinFlex technology
Breaking News
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results