DMP releases AI Processor IP Core "ZIA DV740"
July 13, 2020 -- Digital Media Professionals Inc. (Headquarters: Nakano-ku, Tokyo, President & COO Tsuyoshi Osawa, hereinafter referred to as DMP) is pleased to announce the release of "ZIA™ DV740" (hereinafter referred to as "DV740"), the latest version of AI processor IP specialized for deep learning/AI (Artificial Intelligence) inference processing at the edge side.
DMP's AI processor IP "DV740" is an upgraded version of the existing "ZIA™ DV720", and is an ultra-low power consumption processor IP suitable for edge-side AI processing specialized for deep learning inference. It enables inference processing for all types of data such as images, videos, and audio.
Related |
Complete Neural Processor for Edge AI High-performance 32-bit multi-core processor with AI acceleration engine |
Summary of DV740 upgrade
- Change neural network control processor from 32-bit RISC processor to small sequencer
- Supporting Open Neural Network Exchange (ONNX)
The DV740 is targeted at markets that require high-performance and highly accurate AI recognition processing such as robotic vehicle, surveillance camera, drones, and augmented reality (AR)/virtual reality (VR). DMP has started to provide it to some leading customers.
DMP will continue to contribute to the development of customers' edge AI applications by providing IP and module products.
|
DMP Inc. Hot IP
Related News
- DMP AI Processor IP "ZIA DV700" Enables AI at the Edge
- DMP releases IP Core "ZIA ISP"
- Kalray announces the availability of its new processor "Coolidge™2", the first DPU optimized for AI and data intensive processing
- Kalray Announces Production Launch of New "Coolidge™2" DPU Processor Optimized for AI and Intensive Data Processing
- DMP adopted for NEDO project of "Survey of issues for finding ideas regarding Technology Development for AI Chip and Next-generation Computing for High-efficiency and High-speed Processing"
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |