Think Silicon to introduce a new Inference Micro GPU Architecture based on RISC-V at Linley Fall Virtual Processor Conference
San Jose, California / Athens , Greece – Think Silicon S.A, the leading provider of ultra-low power GPU IP for embedded systems, today announced that Dr. Iakovos Stamoulis, CTO of Think Silicon will be present at the technology industry’s premier processor conference, the Linley Fall Virtual Processor Conference. The conference will be held on October 20th – 22nd and 27th – 29th, 2020 and will feature high-quality technical content from leading semiconductor companies worldwide.
"Industry demand for AI performance has skyrocketed over the last few years driven by rapid adoption from the data center to the edge. This year's Linley Fall Processor Conference will feature our biggest program yet and will introduce a host of new technology disclosures and product announcements of innovative processor architectures and IP technologies," said Linley Gwennap, principal analyst and conference chairperson. "In spite of the challenges posed by the pandemic, development of these technologies continues to accelerate and we're excited to be sharing these presentations with a global audience via our live-streamed format."
Think Silicon extended its IP portfolio with a new inference Micro GPU Architecture based on RISC-V ISA suitable for AI-Vision and graphics tasks to enable different classes of performance, efficiency, and features for application and deeply embedded uses. Designed for scalability, Think Silicon Core IP can be tailored to workload requirements through the highly configurable parameters of the architecture.
Extending AI SoC design possibilities from bare metal to Linux
The combination of up to 64 scalable shader cores opens a wide range of design points and applications from bare metal/RTOS to Linux systems. This new processor core features a combination of Graphic Vector RISC-V ISA extension and customized user defined instructions. According to Dr. Iakovos Stamoulis, CTO Think Silicon: “The NEOXTM architecture is the most flexible system we have ever developed. It includes AI specific ISA extensions, SIMD Vector in variable length datatypes including 8-bit and optionally Graphics ISA Extensions/Coprocessors: Unified Shader Architecture, Tile Based Rendering, Color/Vertex, Vector Support and contains dedicated hardware modules such as rasterizer, texture unit, tile management unit and texture caches.”
He continued: “Supporting a dedicated interface allows SoC architects to augment the instruction set with user defined instructions to enable product differentiations and the ability to create custom unique designs.”
Creating an Ecosystem for Application Development
New architectures require access to development environments to create and optimize software. The SDK provides open source and proprietary tools for analyzing, visualizing, converting, compressing, and deploying on pre-trained and post-trained AI/ML/NN models on the NEOXTM architecture. The AI SDK is based mostly on TensorFlow with converters from other frameworks, and it supports the most widely used models.
The tools allow developers to perform various steps in importing models, such as conversions from commonly used neural formats — Model Visualizer, Performance analyzer, memory requirements estimation model compression and model analysis — until the desired balance between ‘accuracy-performance-memory' is achieved.
A New Paradigm for Parallel Processing (actually a very old one)
Many Parallel Programs are coded using POSIX pThreads or OpenMP. A Common ISA between CPU and GPU allows for threads to be offloaded to lite-weight GPU threads.
NEOX™ in summary:
- RISC-V based ISA suitable for Graphics /AI and Vision Tasks
- Scalable Design: 4-64 cores targeting from small IoT device
- Multithreading: Memory-latency tolerant and Efficient pipeline
- Leverage RISC-V ecosystem and Tooling (GCC/LLVM)
- AI Inference Toolkit: Model Conversion, Analyzer, Profiler, Optimizer.
- Low Power: Small Design with Ultra Low area and Gate Count
- Extensible: User defined custom Instructions
Registration for The Linley Group Fall Virtual Processor Conference is free and open now for qualified registrants. The conference is intended for chip designers, system designers, equipment vendors, OEM/ODMs, service providers, press, and the financial community.
About Think Silicon
Think Silicon S.A., an Applied Materials company, is the leading provider of ultra-low power 2D & 3D Graphics, AI and Video IP for smart IoT/edge connected end nodes such as display and camera devices and embedded systems. At Think Silicon our innovation enables the rapid deployment of multitude applications on resource-constrained devices while significantly improving battery life, save power to shape a more sustainable future in graphics, vision and AI processing. Think Silicon S.A. headquarters and development center is based in Athens and Patras Greece with sales and technical support offices in North America, EMEA and Taiwan.
|
Think Silicon Ltd Hot IP
Related News
- SiFive To Introduce New RISC-V Processor Architecture and RISC-V PC at Linley Fall Virtual Processor Conference
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Attend Andes Technology's Presentation "A RISC-V Out-of-Order Processor" at the Linley Processor Conference
- Think Silicon demonstrates early preview of Industry's first RISC-V ISA based 3D GPU at the RISC-V Summit
- RED Semiconductor announces VISC™ licensable high performance processor architecture for RISC-V
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |