Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Allegro DVT Releases New Versions of its Encoder and Decoder IPs with Support for 12-bit sample size and 4:4:4 Chroma Format
March 11, 2021 -- Allegro DVT, the leading provider of video processing silicon IPs, today announced the release of new versions of its D3x0 and E2x0 decoder and encoder IPs with extended of sample sizes up to 12-bit and chroma sampling ranging from 4:2:0, 4:2:2 up to 4:4:4.
The explosion in processing demands for video codecs in emerging verticals that include cloud gaming and automotive continues to stress, and at the high end exceed, the capabilities of CPU, GPU and accelerator assisted hardware implementations. These demands include pushing sample sizes from 8-bit to 10- and 12-bit and chroma sampling from 4:2:0 to 4:2:2 and 4:4:4 across a broad range of video codec formats in both encoders and decoders.
With today’s annoucement, Allegro DVT has become the first Silicon IP provider to introduce video encoder and decoder IPs that support 4:4:4 chroma sampling at 12-bit. This has followed on from Allegro’s success in being the first to market with 4:2:2 solutions that have already been delivered to multiple customers.
Nouar Hamze, CEO of Allegro DVT, commented that “The team was not just content with being first to market with these video codec IPs supporting 4:4:4 and 12-bit, but looked further at the target market needs and added low latency capabilities to the IPs, increasing their market applicability. Our engineers have always seen the implementation of new video codec formats as a welcome challenge and enjoy pushing the boundaries of the silicon implementations by adding new features such as low latency and support for 4:4:4 and 12-bit and so it is no surprise that we are once again first to market.”
|
Allegro DVT Hot IP
Related News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- World's First AV1 Decoder Silicon IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Allegro DVT Adds Support of 4:2:2 10-bit Video Profiles to its Multi-Format Encoder/Decoder Hardware IPs.
- Allegro DVT AV1 Encoder and Decoder Hardware IPs Embedded in Products by End of 2020
- Allegro DVT Releases a New Generation of Encoder IPs
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |