OpenFive Tapes Out SoC for Advanced HPC/AI Solutions on TSMC 5nm Technology
OpenFive HBM3and Die-2-Die (D2D) interfaces combined with SiFive E76 RISC-V CPU core enable high performance chiplets and 2.5D based system-on-a-chip (SoC) designs.
SAN MATEO, Calif. – April 13, 2021 – OpenFive, a leading provider of customizable, silicon-focused solutions with differentiated IP, today announced the successful tape out of a high-performance SoC on TSMC’s N5 process, with integrated IP solutions targeted for cutting edge High Performance Computing (HPC)/AI, networking, and storage solutions.
The SoC features an OpenFive High Bandwidth Memory (HBM3) IP subsystem and D2D I/Os, as well as a SiFive E76 32-bit CPU core. The HBM3 interface supports 7.2Gbps speeds allowing high throughput memories to feed domain-specific accelerators in compute-intensive applications including HPC, AI, Networking, and Storage. OpenFive’s low-power, low-latency, and highly scalable D2D interface technology allows for expanding compute performance by connecting multiple dice together using an organic substrate or a silicon interposer in a 2.5D package.
OpenFive is one of a few companies with an idea-to-silicon methodology in TSMC’s latest 5nm technology, the most advanced foundry solution available with best Power-Performance-Area (PPA). Combined with OpenFive advanced 2.5D packaging solutions and high performance, low power, and low latency HBM/D2D interface IP, designers can now create systems-on-chip (SoCs) that pack more compute power into smaller form factors for AI and HPC applications.
The SiFive E7-Series is a high performance embedded 32-bit processor. The E76configurationof the E7-Series includes SiFive Insight Trace and Debug technology, which enables core instruction trace streaming off-chip. This feature is a requirement for debugging complex real-time software stacks, as well as software verification and certification, providing software developers with deep insights into the performance and behavior of their applications.
“As a long-standing partner of TSMC through our Open Innovation Platform® (OIP)Value Chain Aggregator (VCA) program, OpenFive drives leading-edge 5nm SoC solutions for HPC/AI, networking, and storage applications,” said Sajiv Dalal, Senior Vice President of Business Management, TSMC North America. “OpenFive’s custom silicon solutions with differentiated IP, combined with TSMC’s N5process, enable our mutual customers to create next generation SoCs that are highly optimized for power, performance, and cost.”
“The teams at OpenFive and TSMC have worked together on numerous customer projects across multiple process generations,” said Shafy Eltoukhy, CEO of OpenFive. “With the excellent support we received from TSMC, we completed this 5nm tape out in record time, and we are looking forward to enabling chip and system companies to accelerate their designs on TSMC’s leading-edge 5nm technology.”
Availability
OpenFive’s 5nm silicon solution for HPC/AI, networking and storage solutions is ready for customer design starts. First 5nm silicon is expected to be available in Q2 2021.
About OpenFive
OpenFive is uniquely positioned to deliver highly competitive SoCs with its spec-to-silicon design capabilities, customizable IP for AI/Cloud/HPC/storage/networking applications, and processor-agnostic, domain-specific architectures. The OpenFive IP portfolio includes High-Bandwidth Memory (HBM2/E), Die-to-Die (D2D) interface IP for multi-die connectivity including chiplets, low-latency, high-throughput Interlaken interface IP for chip-to-chip connectivity, 400/800G Ethernet MAC/PCS subsystems and USB controller IP.
OpenFive offers end-to-end expertise in architecture, design implementation, software, silicon validation, and manufacturing to deliver high-quality silicon in advanced nodes down to 5nm.
For more information, please visit www.openfive.com.
|
Related News
- GUC Tapes Out AI/HPC/Networking Platform on TSMC CoWoS Technology Validating 7.2 Gbps HBM3 Controller and PHY, GLink-2.5D and 112G-LR SerDes IPs
- Dream Chip Technologies tapes out a 10-TOPS SoC in 22nm with a novel AI Accelerator and an Automotive Functional Safety Processor
- SEMIFIVE announces commercialization of its 5nm HPC SoC Platform with lead partner Rebellions, AI Chipmaker startup based in Korea
- Cadence Tapes Out 16G UCIe Advanced Package IP on TSMC's N3E Process Technology
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |