NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Imperas Models for Arm Processors now available in TESSY by Razorcat
Imperas simulation technology and reference models now available within the TESSY environment for the automation of embedded software testing and regression management
Oxford, United Kingdom, October 18th, 2021 - Imperas Software Ltd., the leader in virtual platforms and high-performance software simulation, today announced Razorcat Developments, a leading provider of software testing tools for the embedded systems market, has integrated the Imperas fast processor reference models into the popular TESSY environment for embedded software testing. Embedded software development requires rigorous testing not just during the initial development phase but over the complete product lifecycle. Continuous Integration and Continuous Deployment (CI/CD) flows are part of the established best practices for software testing, and automation is required to ensure consistency across regression testing and hardware variants. The flexibility of the Imperas reference models and virtual platforms allows developers to cover all of the hardware required configurations and variants as a virtual test farm.
Razorcat Development GmbH is focused on the development of software testing tools for safety critical embedded applications with high quality requirements as required by the standards for functional safety (IEC 61508, IEC 62304, ISO 26262 and EN 50128). Application areas include Automotive, Industrial Controls, Medical, Military and Aeronautical. Embedded software testing is an integral part of a product development and lifecycle management. From initial delivery through to maintenance updates and migration to new hardware configuration, today’s software testing platforms need to cover the range of current and future devices, configuration options and software revisions. This multidimensional matrix of configurations highlights the flexibility and efficiency that virtual platform technology offers over traditional development boards.
“Palfinger is the global leader for innovative crane and lifting solutions,” said Hermann Haslauer, Head of Embedded Software Support Engineering at Palfinger Europe GmbH. “As our embedded development teams develop and implement our roadmap for digitalization and artificial intelligence, the need for software quality testing has never been greater. The TESSY tool together with the Imperas virtual platform simulators and OVP models of Arm processors, are a quality combination that we use as a foundation of our software test and maintenance process.”
“Over the past 20 years TESSY has become the established reference platform for automatic regression testing and software maintenance,” said Michael Wittner, Managing Director of Razorcat Development GmbH. “In supporting the Imperas reference models and virtual platforms, our customers benefit from the quality reference models and flexibility to cover the configurations supported in deployed devices and plan for the next generation of hardware enhancements.”
“Embedded software quality is a direct reflection of the test methodology and reference model,” said Simon Davidmann, CEO at Imperas Software Ltd. “Simulation based testing offers unique flexibility to cover all the available hardware configurations and options for CI/CD, the Imperas reference models provides the quality necessary for highest levels of automated testing in the Razorcat TESSY environment.”
About Imperas
Imperas is revolutionizing the development of embedded software and systems and is the leading independent provider of processor models and virtual prototype solutions. Imperas, along with Open Virtual Platforms (OVP), promotes open source model availability for a spectrum of processors, IP vendors, CPU architectures, system IP and reference platform models of processors and systems ranging from simple single core bare metal platforms to full heterogeneous multi-core systems booting SMP Linux. All models are available from Imperas at www.imperas.com and the Open Virtual Platforms (OVP) website.
|
Related News
- Fast Processor Models of Latest Arm Cores Released by Imperas and Open Virtual Platforms (OVP)
- Fast Processor Models of #ARM Cores Released by Imperas with Changes to OVP ARM Core Model Licensing Terms
- ARM Cortex-A15 and Cortex-R4 Fast Processor Models Provided by Imperas and OVP
- ARM Cortex-A9 MPCore Fast Processor Models Provided by Imperas and OVP
- ARM Cortex-A8, Cortex-A9 and Cortex-M4 Fast Processor Models Provided by Imperas and OVP
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |