Codasip Founder Karel Masarik elected to RISC-V Technical Steering Committee
Munich, Germany – October 28, 2021 – Codasip, the leading supplier of customizable RISC-V processor IP, today announced that Dr Karel Masařík, company founder responsible for the development of Codasip’s core technology, has been elected to the RISC-V Technical Steering Committee (TSC) by RISC-V International Strategic members.
Karel Masařík.
The Technical Steering Committee (TSC) is the overriding technical governance body within RISC-V and is made up of task group chairs and Premier members, reporting directly to the Board of Directors. RISC-V organizes its technical work through standing committees which guide the work done by task groups and technical special interest groups (SIGs).
Karel Masařík commented on his selection, “My involvement with RISC-V goes back to 2016 when Codasip became a founding member of the RISC-V Foundation and announced its first RISC-V IP core. I am honored to be chosen to now represent Strategic members and to continue to play a driving role in the future evolution of RISC-V. I am keen to see further deployment of RISC-V in the industry and further development of the ecosystem in areas of common interest”.
Leading up to his work on RISC-V, Dr Masařík undertook research in the use of architecture description languages and design automation at Brno University of Technology. This included research into hardware/software co-design, compilers, high level synthesis as well functional verification of processor designs. He achieved a Ph.D. in Computer Science in 2008.
He then led the development of Codasip’s underlying technologies as part of a university technology incubator and founded Codasip in 2014. Codasip launched its processor development toolset, Codasip Studio, in 2014 and announced its first RISC-V processor core at the start of 2016. He has led the company through its seed funding round in 2014, series a round in 2018 and has overseen its continued international expansion.
|
Codasip Hot IP
Related News
- RISC-V International Marks Banner Year for RISC-V Adoption, Technical Momentum, and Community Engagement
- Codasip announces next-generation RISC-V processor family for Custom Compute
- Codasip collaborates with Siemens to deliver trace solution for custom processors
- Codasip and IAR demonstrate dual-core lockstep for RISC-V
- Blueshift Memory to use Codasip custom compute to develop new memory-efficient processor technology
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |