MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N5, N3E, N3P)
Arteris IP Helps Automate System-on-Chip Semiconductor Design Traceability with Harmony Trace Design Data
Enterprise-level server-based application increases system quality and enables faster Functional Safety Certifications by creating and maintaining traceability between different systems.
CAMPBELL, Calif. – November 16, 2021 – Arteris IP (NASDAQ: AIP), a leading provider of system-on-chip (SoC) system IP consisting of network-on-chip (NoC) interconnect and IP deployment software that accelerate SoC creation, today announced the launch of the Arteris® Harmony Trace™️ Design Data Intelligence Solution to ease compliance with semiconductor industry functional safety and quality standards such as ISO 26262, IEC 61508, ISO 9001, and IATF 16949.
Highlights of this Announcement:
- Harmony Trace increases system quality and accelerates functional safety assessments by identifying and fixing the traceability gaps between disparate systems.
- Harmony Trace is implemented as an enterprise-level server-based application with a web-based user interface (UI).
- Harmony Trace is unique because it gives engineers the freedom to use the “best tool for the job” and automates linking requirements and artifacts.
For design teams with functional safety requirements or who create complex SoCs or systems, Arteris® Harmony Trace™️ increases system quality and the ability to achieve functional safety certifications. By creating and maintaining traceability between disparate systems for requirements, specifications, EDA and hardware designs, software code, and documentation, engineers will know immediately when a change occurs and the effect of that change on other design artifacts and parts of the system.
The development of Arteris Harmony Trace was driven by our customers’ needs to establish an automated traceability flow and implement change management best practices between their existing requirements, specification, EDA, code repository and documentation tools."
K. Charles Janac, President and CEO, Arteris IP
Harmony Trace is implemented as an enterprise-level server-based application with a web-based UI that interfaces with EDA, documentation, existing requirements, software engineering and support systems. Unlike Application Lifecycle Management (ALM) and Product Lifecycle Management (PLM) solutions that require engineers to use a single environment that is not best-in-class in any one aspect, Arteris Harmony Trace creates a system-of-systems that allows complete visibility of requirements traceability through the entire SoC design flow and product life cycle.
“Developing a complex SoC often involves a suite of disparate and disconnected tools, which makes it difficult to maintain a record that allows tracing design requirements and artifacts over the product’s lifetime,” said Mike Demler, senior analyst at The Linley Group. “But Arteris Harmony Trace mitigates these issues by connecting discrete silos such that users can track requirements, implementation, verification and documentation mismatches across existing systems. This means that engineers can continue to use best-in-class solutions and technologies like EDA tools, IBM DOORS, Jama, Jira, DITA, and IP-XACT while experiencing the benefits of automated traceability. Harmony Trace helps design teams meet the quality and change management requirements of functional safety standards such as ISO 26262 and IEC 61508.”
“The development of Arteris Harmony Trace was driven by our customers’ needs to establish an automated traceability flow and implement change management best practices between their existing requirements, specification, EDA, code repository and documentation tools,” said K. Charles Janac, president and CEO of Arteris IP. “Harmony Trace allows our customers to use their existing tools and automatically link data between them due to its unique semiconductor industry-specific semantic computing technology.”
About Arteris IP
Arteris IP (NASDAQ: AIP) provides system-on-chip (SoC) system IP consisting of network-on-chip (NoC) interconnect IP and IP deployment technology to accelerate system-on-chip (SoC) semiconductor development and integration for a wide range of applications from AI to automobiles, mobile phones, IoT, cameras, SSD controllers, and servers for customers such as Bosch, Baidu, Mobileye, Samsung, Toshiba and NXP. Arteris IP products include the Ncore® cache coherent interconnect IP and FlexNoC® non-coherent interconnect IP, the CodaCache® standalone last level cache, and optional Resilience Package (ISO 26262 functional safety), FlexNoC AI Package, and PIANO® automated timing closure capabilities. Our IP deployment products provide intelligent automation that accelerates the development and increases the quality of SoC hardware designs and their associated software and firmware, verification and simulation platforms, and specifications and customer documentation. Customer results obtained by using Arteris IP products include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit www.arteris.com or find us on LinkedIn at https://www.linkedin.com/company/arteris.
|
Arteris Hot IP
Related News
- Arteris Releases the Latest Generation of Magillem Registers to Automate Semiconductor Hardware/Software Integration
- Arteris Acquires Semifore to Accelerate System-on-Chip Development
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- AI Software Startup Moreh Partners with AI Semiconductor Company Tenstorrent to Challenge NVIDIA in AI Data Center Market
- Arteris Network-on-Chip Tiling Innovation Accelerates Semiconductor Designs for AI Applications
Breaking News
- Crypto Quantique publishes independent cetome analysis on streamlining CRA compliance with the QuarkLink security platform
- DVB-S2X Wideband LDPC/ BCH Encoder FEC IP Core Available For Licensing and Integration From Global IP Core
- Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
Most Popular
- BrainChip Gives the Edge to Search and Rescue Operations
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- ASML targeted in latest round of US tariffs
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |