USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP in 12nm, 16nm and 22nm process nodes with simple integration and flexible customization is ready for immediate licencing for your advanced SoC design
7th February 22 – T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP with matching Controller Cores which is silicon proven and in mass production with full certification and boasts high speed and low power interlink.
USB 3.0 PCIe 3.0 SATA 3.0 Combo PHY IP in 12nm, 16nm and 22nm is a high performance SerDes IP designed for chips that perform high bandwidth data communication while operating at low power consumption. The Combo PHY consist of Peripheral Component Interconnect Express (PCIe) compliant with PCIe 3.0 Base Specification with support of PIPE interface spec, Universal Serial Bus (USB) compliant with the USB 3.0, USB 2.0 (USB High-speed and Full speed) and Serial ATA (SATA) compliant with SATA 3.0 Specification. Lower power consumption is achieved due to support of additional PLL control, reference clock control, and embedded power gating control. Also, since low power mode setting is configurable, the PHY is widely applicable for various scenarios under different consideration of power consumption.
The Combo PHY support SATA3(6.0Gbps), USB3.0(5Gbps) and PCIe3(8.0Gbps) which is backward compatible with 1.5Gbps, 3.0Gbps for SATA and 2.5Gbps, 5Gbps for PCIe. With PIPE4 interface specification compatibility a 20bit/16bit selectable parallel data bus is implemented. Independent channel power down control, programmable transmit amplitude and FFE makes the IP highly controllable along with implemented Receiver equalization Adaptive-CTLE and DFE to compensate insertion loss. Production test support in the IP is optimized through high coverage at-speed BIST and loopback. Integrated on-die termination resistors and IO Pads/Bumps along with support for receiver detection, LFPS/OOB/Beacon signal generation & detection and Embedded Primary & Secondary ESD Protection makes it a highly reliable Combo PHY IP.
USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP Core in 12nm, 16nm and 22nm process technology along with MAC Controllers IP Cores are available independently or pre-integrated as a fully validated and integrated solution. The IP have been used in semiconductor industry’s Cellular Electronics, PC, Data storage (SSDs), Multimedia Devices and other Consumer Electronic products worldwide.
In addition to USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP, T2M ‘s broad silicon Interface IP Core Portfolio includes standalone USB, PCIe, Serial ATA, HDMI, Display Port, MIPI, DDR, 10/100/1000 Ethernet, V by One, programmable SerDes, SD/eMMC and many more Controllers with matching PHYs, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.
Availability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo
About T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com
|
T2M Hot IP
- Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
- GNSS Ultra low power (GPS, Galileo, GLONASS, Beidou3, QZSS, IRNSS, SBAS) Digital ...
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
- DVB-S2X WideBand Demodulator & Decoder IP (Silicon Proven)
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
Related News
- Introducing USB 3.0, PCIe 2.0 and SATA 3.0 Combo PHY IP Cores to empower Next Gen Connectivity Chipsets
- Introducing the Cutting-Edge USB 3.0/ PCIe 3.0 Combo PHY IP Core in 28HPC+ for High-Performance SoC Designs
- Enhance your High-Density data processing capabilities to new heights with the USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP Core interface in 28HPC+/HPC process technology
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP cores with Superfast speed and High-power efficiency for lag-less data processing is Silicon Proven and available in 8nm LPP for licensing
- USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP Cores for High Bandwidth, Low Power data communication in PCs, Mobiles, SSDs, and other Multimedia Devices.
Breaking News
- Agile Analog announces MoU to support new Southern Taiwan IC Design Industry
- eMemory Join Forces with Siemens on Groundbreaking SRAM Repair Toolset: Pre-integrated Tessent MemoryBIST with NeoFuse OTP
- CAST Partners with KiviCore for Post-Quantum Cryptography
- September foundry sales: a tale of differing fortunes
- Exclusive Interview: Antti Rauhala Discusses CoreHW's CHW3021 Radio Front-End IC
Most Popular
- September foundry sales: a tale of differing fortunes
- Intel, TSMC to detail 2nm processes at IEDM
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
E-mail This Article | Printer-Friendly Page |