A Big Week for RISC-V
By Sally Ward-Foxton, EETimes (February 10, 2022)
It’s been a banner week for the RISC-V ecosystem. The profile of the open-source instruction set architecture (ISA) has been raised by a pair of announcements. Let’s take a closer look.
Intel support
Earlier this week, Intel announced it would join RISC-V International as a premier member. Intel Foundry Services (IFS) will embrace designs built on multiple ISAs in order to compete with foundry giants Taiwan Semiconductor Manufacturing Co. and Samsung. Intel claims to be the only foundry offering IP optimized for x86, Arm and RISC-V.
The wording is crucial here, acknowledging as it does that RISC-V is joining x86 and Arm as a leading chip architecture.
Intel’s embrace of RISC-V means developing an ecosystem of its own. To that end, Intel is partnering with key RISC-V players, including CPU designer SiFive, AI accelerator chip company Esperanto, embedded CPU designer Andes Technology and data center CPU designer Ventana Microsystems. The partners will work with Intel to optimize their designs for Intel’s process technologies.
E-mail This Article | Printer-Friendly Page |
Related News
- Axiomise Heads to Silicon Valley Next Week for RISC-V Summit North America
- Semidynamics announces fully customisable, 4-way, Atrevido 423 RISC-V core for big data applications
- SiFive Sees Big Year for RISC-V
- Western Digital To Accelerate The Future Of Next-Generation Computing Architectures For Big Data And Fast Data Environments
- SCI Semiconductor announces Global-First CHERI enabled devices and Early Access Program
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs