TSMC Creates Design Options for New 3nm Node
By Alan Patterson, EETimes (June 22, 2022)
Taiwan Semiconductor Manufacturing Co. (TSMC) has created versions of its upcoming 3nm FinFET node that’s ramping up later this year, allowing chip designers to enhance performance, power efficiency, and transistor density — or select a balance of those options.
TSMC’s 3nm technology, starting production later in 2022, will feature the company’s FinFlex architecture offering choices of standard cells with a 3–2 fin configuration for performance, a 2–1 fin configuration for power efficiency and transistor density, or a 2–2 fin configuration for efficient performance.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- TSMC Expansion in Arizona to Target 3-nm Node
- Sofics releases its ESD technology on TSMC 3nm process
- MediaTek Successfully Develops First Chip Using TSMC's 3nm Process, Set for Volume Production in 2024
- Synopsys Accelerates Advanced Chip Design with First-Pass Silicon Success of IP Portfolio on TSMC 3nm Process
- TSMC's 3-nm Push Faces Tool Struggles
Breaking News
- TSMC November 2023 Revenue Report
- Getting Ready for IoT Security in the AI Era
- CEA-Leti Paper in Nature Communications Reports First Complete Memristor-Based Bayesian Neural Network Implementation For Real-World Task
- Siemens' new Calibre DesignEnhancer boosts Samsung Foundry design quality and speeds time to market
- Bluetooth Channel Sounding: Achieving 10cm Ranging Accuracy
Most Popular
- Pragmatic Semiconductor secures £182m ($231m) investment led by M&G and UK Infrastructure Bank
- Cadence Signoff Solutions Empower Samsung Foundry's Breakthrough Success on 5G Networking SoC Design
- Top 10 Foundries Experience 7.9% QoQ Growth in 3Q23, with a Continued Upward Trend Predicted for Q4, Says TrendForce
- What Is Holding Back Neuromorphic Computing?
- Lattice Collaborates with NVIDIA to Accelerate Edge AI