TSMC Creates Design Options for New 3nm Node
By Alan Patterson, EETimes (June 22, 2022)
Taiwan Semiconductor Manufacturing Co. (TSMC) has created versions of its upcoming 3nm FinFET node that’s ramping up later this year, allowing chip designers to enhance performance, power efficiency, and transistor density — or select a balance of those options.
TSMC’s 3nm technology, starting production later in 2022, will feature the company’s FinFlex architecture offering choices of standard cells with a 3–2 fin configuration for performance, a 2–1 fin configuration for power efficiency and transistor density, or a 2–2 fin configuration for efficient performance.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- TSMC Commits to Nanosheet Technology at 2 nm Node
- How real is TSMC's bid for conversion to 1.4-nm process node?
- proteanTecs UCT Supports TSMC 3nm Process Technology to Accelerate Lifecycle Health Monitoring
- TSMC Details The Benefits of Its N3 Node
- Marvell Extends Data Infrastructure Leadership with TSMC 3nm Platform
Breaking News
- IPrium releases 4-channel ATSC 8VSB Modulator
- Pulsic Enhances Unity Chip Planning Technology with Incremental Floor-planning Capability to Speed IP block Placement, Planning
- CFX announces commercial availability of anti-fuse OTP technology on 90nm CIS process
- TSMC Creates Design Options for New 3nm Node
- Xiphera receives Business Finland's Young Innovative Company funding
Most Popular
- TSMC Creates Design Options for New 3nm Node
- Imagination launches IMG RTXM-2200 - its first real-time embedded RISC-V CPU
- MosChip Technologies Appoints Semiconductor Industry Veteran, DVR Murthy As "Vice President of Strategic Initiatives" to Implement and Execute Expanded Solution Offerings
- GlobalFoundries Celebrates New Singapore Fab with Arrival of First Tool
- PCI-SIG® Announces PCI Express® 7.0 Specification to Reach 128 GT/s