Synaptics Selects Allegro DVT's VVC Compliance Streams
June 28, 2022 -- Allegro DVT, the leading provider of video codec compliance test suites and semiconductor video IPs, today announced that Synaptics Incorporated, one of the world’s largest fabless semiconductor companies, has selected Allegro DVT’s VVC test streams to ensure full compliance of Synaptics’ products with the new emerging VVC video compression standard.
Versatile Video Coding (VVC), also known as H.266, is the latest video compression standard that was finalized in 2020. It is the successor of HEVC/H.265 and was conceived to achieve two primary goals: improved compression performance and versatility to support a wide range of video applications such as mobile telephony, VOD, Broadcasting, OTT streaming, videoconferencing, screen content, 360° and scalable coding.
Craig Stein, SVP and GM of Mobile and IoT at Synaptics, commented, “The depth and breadth of testing that Allegro’s VVC test suite solution provides ensures Synaptics’ VVC decoder implementation is robust and fully compliant with the new VVC video compression standard.”
Nathalie Brault, COO at Allegro DVT added “We are proud that Synaptics has selected our VVC test suite proving once more the quality of our compliance stream solutions. As the compression efficiency of new video codecs increases, so does the implementation complexity. More than ever, the industry needs a trusted supplier of test streams to ensure 100% compliance with video compression standards.”
For more information, contact us.
|
Allegro DVT Hot IP
Related News
- Realtek Semiconductor Selects Allegro DVT's H.266/VVC Compliance Streams
- Allegro DVT Unveils the Industry's First VVC Compliance Test Bitstreams
- More than 100 Major IC vendors, OEMs and Broadcasters Already Adopted Allegro DVT Compliance Streams
- Allegro DVT Introduces High Dynamic Range and High Frame Rate System Compliance Streams for DVB UHDTV
- Allegro DVT Announces Availability of Full Compliance Test Suite for Alliance for Open Media's New AV1 Video Codec
Breaking News
- Renesas Unveils the First Generation of Own 32-bit RISC-V CPU Core Ahead of Competition
- Intel to place US$14 billion orders with TSMC, says report
- M31 Completes Validation of 7nm ONFI 5.1 I/O IP - Targeting for the Global AI Big Data Storage Market
- Manufacturers Anticipate Completion of NVIDIA's HBM3e Verification by 1Q24; HBM4 Expected to Launch in 2026, Says TrendForce
- Untether AI Joins UCIe Consortium to Drive Chiplet Technology and Energy-Centric AI Acceleration
Most Popular
- Bridging the Talent Gap in Flanders' Semiconductor Industry
- Intel to place US$14 billion orders with TSMC, says report
- Omni Design Technologies Announces Expanded Silicon IP Solutions on Multiple TSMC Processes
- Eliyan Appoints former head of Facebook/Meta AI infrastructure Dr. Jason Taylor to Board of Directors
- Manufacturers Anticipate Completion of NVIDIA's HBM3e Verification by 1Q24; HBM4 Expected to Launch in 2026, Says TrendForce
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |