Brite Semiconductor Introduces Two Innovative Technologies For DDR PHY
Shanghai, China—Jul.7, 2022—Brite Semiconductor (“Brite”), a leading custom ASIC & IP provider, today announced the launch of Zero-Latency and True-Adaptive technologies for high-speed DDR PHYs. These technologies have already begun to be deployed on 12/14nm FinFET, 22/28nm DDR4/LPDDR4, 4x high-performance PHY IPs, which will bring customers a whole new experience with higher efficiency and stability.
Unlike other DDR PHY vendors who use FIFO for cross-clock domain conversion, Zero-Latency technology adopts two optional and unique sampling methods for data transfer on the read data path, which minimizes latency and saves silicon area.
True-Adaptive technology always tracks the voltage temperature in the chip, the variation in the round-trip delay between the chip and the memory, and the skew of the read DQ/DQS, choosing an appropriate time to compensate. With this technology, users only need to train once after power on, and then the PHY will track and compensate automatically, which can completely eliminate the bandwidth loss caused by retraining.
Yadong Liu, VP of Engineering at Brite Semiconductor said, "Brite Semiconductor has been deeply engaged in DDR PHY technology for many years, and has been committed to architecture innovation. The number of customers who are using PHY IP based on these technologies are increasing. Brite Semiconductor will pursue to better meet customer needs and bring higher value to customers."
About Brite Semiconductor
Brite Semiconductor is a leading custom ASIC and IP provider, and committed to provide flexible one-stop services from architecture design to chip delivery with high value and differentiated solutions.
Brite Semiconductor provides comprehensive silicon proven “YOU” IP portfolio and YouSiP (Silicon-Platform) solution, which can be widely adopted in 5G, AI, high performance computing, cloud and edge computing, network, IoT, industrial Internet and consumer electronics, etc. YouSiP solution provides a prototype design reference for system house and fabless to speed up the time-to-market.
Founded in 2008, Brite Semiconductor is headquartered in Shanghai, China with 5 design and R&D centers as well as 4 sales offices in China and the United States.
|
Brite Semiconductor Hot IP
Related News
- Brite Semiconductor Releases Gen2 DDR LP PHY IP
- Cadence Digital PHY Design IP Adopted By Brite Semiconductor
- Brite Semiconductor provides xSPI/Hyperbus™/Xcella™ controller and PHY total solution
- True Circuits Introduces New Synthesizable Precision PLL and Synthesizable Micro PLLs and DLLs and Demonstrates Silicon Proven DDR PHY
- Brite Semiconductor Acquires Architectural License to Uniquify's DDR Technology to Consolidate Core IP Technology
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |