RISC-V TEE "Penglai Enclave" officially entered StarFive chip platform
Penglai Enclave will bring the safety performance of StarFive's chip platform to a higher level!
July 12, 2022 -- At present, hardware security faces many challenges. Due to the closed nature of mainstream chip manufacturers in the past, there is a lack of a main line that can accumulate security solutions in China. In order to meet the industry's requirements for security, performance and scalability, and achieve the goals of high efficiency, controllability and mass production, the Institute of Parallel and Distributed Systems (IPADS) of Shanghai Jiaotong University has open sourced a new trusted execution "Penglai Enclave" based on the RISC-V architecture.
Ad |
RISC-V processor - 32 bit, 5-stage pipeline ![]() High performance dual-issue, out-of-order, 7-stage Vector processor (DSP) IP ![]() 32-bit Embedded RISC-V Functional Safety Processor ![]() |
Enclave, also known as TEE(Trusted Execution Environment), is a secure area constructed by underlying software and hardware in a computer system. Protection of code execution and digital assets. "Penglai Enclave" starts from Enclave/TEE and provides a security solution for software and hardware collaboration. As Professor Yubin Xia of Shanghai Jiaotong University IPADS said: Security is changing from "cost" to "feature", and the system security of software and hardware coordination is the key underlying supporting technology that triggers changes.
"Penglai Enclave" is currently the most advanced open source trusted execution environment based on the RISC-V platform. It can isolate multiple isolated environments in the RISC-V environment, and security-sensitive tasks can run in the isolated environment to avoid malicious programs, privileged software attacks. Compared with similar excellent systems at home and abroad, "Penglai Enclave" has an order of magnitude advantage in scalability (number of isolated environments, secure memory) and system performance, and can support high-concurrency and low-latency scenarios such as serverless computing.
The RVspace open source community (rvspace.org) has also opened a "Penglai Enclave" area, where users can view and participate in discussions in real time. According to reports, the transplantation of "Penglai" on the Saifang hardware platform has made progress in stages, and it is expected to be officially supported soon. "Penglai Enclave" will work with StarFive's chip platform to create a secure RISC-V hardware base for the industry.
|
Related News
- StarFive's RISC-V based JH-7110 intelligent vision processing platform adopted VeriSilicon's Display Processor IP
- The industry's first RISC-V IoT security chip, "Towngas Chip", had sold over 1,000,000 pieces
- RISC-V SBC VisionFive 2 Officially Shipped
- BaySand, Codasip, Codeplay and UltraSoC accelerate IoT development with "silicon-to-intelligence" RISC-V platform
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |