Synopsys and Samsung Foundry Enable 3nm Process Technology for Power- and Performance-Demanding Mobile, HPC and AI Designs
Multiple Successful Tapeouts Validate Product Readiness of Synopsys' Digital and Custom Design Flows, Certified by Samsung Foundry
MOUNTAIN VIEW, Calif., Oct. 3, 2022 -- To drive adoption of Samsung's 3nm gate-all-around (GAA) technology for designs requiring optimal power, performance and area (PPA), Synopsys, Inc. (Nasdaq: SNPS) today announced that its longstanding collaboration with Samsung Foundry has produced multiple successful test chip tapeouts on Synopsys digital and custom design tools and flows, certified for Samsung Foundry's most advanced process. Mutual customers using Samsung Foundry's SF3 technology can benefit from the approximately 50% reduced power, 30% improved performance and 30% smaller area that the technology node has demonstrated versus the Samsung SF5E process.
"Today's demanding mobile, high-performance computing and AI applications require power and performance levels that stretch the limits of small geometries," said Sangyun Kim, corporate vice president of the Foundry Design Technology Team at Samsung Electronics. "Our longstanding collaboration with Synopsys on EDA design flow certifications provides mutual customers with substantial power, performance and area advantages."
For more information, visit these pages:
- Synopsys Digital Design Family: https://www.synopsys.com/implementation-and-signoff/fusion-design-platform.html
- Synopsys Custom Design Family: https://www.synopsys.com/implementation-and-signoff/custom-design-platform.html
Collaborating for Continued Silicon Advancements
Synopsys and Samsung Foundry have continued innovating to drive the silicon improvements that our smart, connected world demands. Samsung Foundry streamlined its 3nm process development costs and timeline, efficiently evaluating its process options based on PPA design metrics. The foundry continues to include Synopsys DSO.ai™ technology in its flow, utilizing the machine learning capabilities to massively scale the exploration of choices in chip design workflows and expedite development of its process.
"Synopsys' strategic collaboration with Samsung Foundry has enabled us to remain in lockstep through every generation of their process technology advancements," said Shankar Krishnamoorthy, GM of the EDA Group at Synopsys. "By providing leading EDA design flows certified on the most advanced Samsung 3nm technology, our mutual customers can maximize the capabilities of their advanced SoC designs and achieve a faster path to silicon success."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry's broadest portfolio of application security testing tools and services. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Advances Designs on TSMC N3E Process with Production-Proven EDA Flows and Broadest IP Portfolio for AI, Mobile and HPC Applications
- Synopsys and TSMC Collaborate to Enable Designs of HPC, Mobile, 5G, and AI SoCs with Certified Solutions on TSMC N5 and N6 Processes
- Synopsys Expands Use of AI to Optimize Samsung's Latest Mobile Designs
- Samsung Foundry Certifies Synopsys PrimeLib Unified Library Characterization and Validation Solution at 5nm, 4nm and 3nm Process Nodes
- Synopsys and Samsung Foundry Collaborate to Deliver Fastest Design Closure and Signoff for Process Nodes Down to 3nm
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |