English
First RISC-V laptop uses Alibaba TH1520 SoC
By Nitin Dahad, embedded.com (October 14, 2022)
A project led by RISC-V International with DeepComputing and Xcalibyte has resulted in the first RISC-V laptop. We take a look at the chip behind the laptop and the people behind the project.
Earlier this month RISC-V International announced that ROMA, claimed to be the world’s first native RISC-V development laptop, is powered by Alibaba T-Head’s TH1520 system-on-chip (SoC). The first 100 premium versions of ROMA will be delivered this year, and production is expected to ramp up to 1,000 units in Q1 2023.
The TH1520 SoC was developed by Alibaba Group’s chip development business T-Head and is based on the latter’s Wujian 600 chip development platform, which has been tailored specifically for developing edge SoCs. According to Alibaba, its enhanced CPU capability and heterogeneous architecture enables high-performance embedded and edge products, including home robots, medical imaging and video conferencing. It also includes an optimized software stack to help speed up the roll-out of products to the market. Available for licensing, the platform aims to aid global developers by reducing the development costs and shortening the design cycle of chips, which the company said makes the mass production of RISC-V based high-performance SoCs a reality.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Canaan's RISC-V based edge AIoT SoC adopted VeriSilicon's ISP and GPU IPs
- Microchip's Low-Cost PolarFire® SoC Discovery Kit Makes RISC-V and FPGA Design More Accessible for a Wider Range of Embedded Engineers
- Andes Technology and MetaSilicon Collaborate to Build the World's First Automotive-Grade CMOS Image Sensor Product Using RISC-V IP SoC
- GOWIN Semiconductor & Andes Technology Corp. Announce The First Ever RISC-V CPU and Subsystem Embedded 22nm SoC FPGA
- UltraRISC Selects Valtrix STING for Verification of RISC-V SoC Designs
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing