MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N5, N3E, N3P)
Cadence's New Flow Automates Custom/Analog Design Migration on TSMC Advanced Technologies
SAN JOSE, Calif. — October 26, 2022 -- Cadence Design Systems, Inc. (Nasdaq: CDNS) collaborated with TSMC to develop a node-to-node design migration flow built upon the Cadence® Virtuoso® design platform for custom/analog IC blocks that use TSMC’s advanced process technologies. The Cadence and TSMC R&D teams worked together to ensure the Virtuoso Schematic Editor and Layout Editor automatically migrate a source design on TSMC N5 and N4 process technologies to a new design on TSMC N3E process technology. Early analog design IP trials of the new migration flow showed that design time on common analog blocks was more than 2.5X faster compared with manual migration.
The Virtuoso Application Library Environment schematic migration solution, which is integrated into the Virtuoso design platform, automatically migrates a source schematic’s cells, parameters, pins and wiring from one process node to another technology. The target schematic is then tuned and optimized using the Virtuoso ADE Product Suite’s simulation environment and circuit optimization technology to verify the new schematic meets all necessary measurement targets.
The Virtuoso Layout Suite supports the reuse of existing layouts on a given process technology to quickly recreate a migrated layout on a new process technology, using custom place and route automation. Thanks to Virtuoso Layout Suite templates, TSMC’s analog-mapping technology and the routing technology in the Virtuoso design platform, designers can automatically recognize and extract groups of devices in an existing layout and apply templates to similar groups in the new layout.
“Through our continued collaboration with Cadence, we’re enabling our customers to improve productivity and accelerate design closure when performing node-to-node design migration of analog blocks within the Virtuoso design platform,” said Dan Kochpatcharin, Head of Design Infrastructure Management Division at TSMC. “Through the availability of our enhanced PDKs, we’re making it easy for our customers to easily migrate custom/analog blocks from one of our widely used processes to another and benefit from the power, performance, and area improvements of our latest technologies.”
“By working closely with TSMC, our customers now have access to the most sophisticated migration and custom/analog place and route automation capabilities within the Virtuoso design platform,” said Tom Beckley, senior vice president and general manager in the Custom IC, IC Packaging, PCB and System Analysis Group. “We’ve continuously collaborated with our mutual customers to understand their real-world design requirements. This new easy-to-use, node-to-node design migration technology addresses a key requirement for our customers’ most challenging custom analog designs.”
The Cadence Virtuoso design platform supports the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence. For more information on the Virtuoso design platform, please visit http://www.cadence.com/go/virtuosomigrationpr.
About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For eight years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
|
Cadence Hot IP
Related News
- Cadence Custom/Analog Design Migration Flow Accelerates Adoption of TSMC Advanced Process Technologies
- Samsung Foundry Certifies Cadence Virtuoso Studio Flow to Automate Analog IP Migration on Advanced Process Technologies
- Synopsys and TSMC Advance Analog Design Migration with Reference Flow Across Advanced TSMC Processes
- Cadence Custom Design Migration Flow Accelerates Adoption of TSMC N3E and N2 Process Technologies
- Cadence Achieves Digital and Custom/Analog EDA Flow Certification for TSMC N6 and N5 Process Technologies
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |