Arasan announces MIPI DSI IP for FPGA supporting full C-PHY 2.0 speeds
Arasan announces the immediate availability of its MIPI DSI IP supporting C-PHY v2.0 speeds of up to 54.72Gbps for FPGA designs
November 8, 2022, San Jose, CA -- Arasan has released an all new version of its MIPI DSI IP compliant with the DSI-2 v1.0 Specifications supporting C-PHY v2.0 speeds of up to 54.72Gbps operating at 8 Gbps (for 1channel) for FPGA designs. This IP is designed to meet FPGA timing limitations to run at slower frequencies at less than 200 Mhz while still providing the necessary bandwidth.
Arasan’s MIPI DSI IP for FPGA has been seamlessly integrated and tested with its MIPI C-PHY / D-PHY Combo ASIC. The C-PHY / D-PHY ASIC is available on a FPGA HDK configured with MIPI DSI Tx and Rx or CSI Tx and Rx from our partner Testmetrix. Arasan and Testmetrix successfully demonstrated their platform at MIPI Vancouver.
The target market for this FPGA version of our MIPI DSI IP are production test and compliance test companies who currently use or are adopting Arasan’s CSI and DSI IP or companies looking to have a C-PHY based FPGA solution for prototyping or limited production using Arasan’s C/D-PHY Combo ASIC. Arasan also licenses its C-PHY / D-PHY Combo IP on foundry nodes down to 5 nm for companies to migrate or implement on an ASIC.
Arasan also offers VESA DSC Encoder and Decoder IP as part of its Total MIPI Display IP Solution.
The MIPI DSI IP for FPGA is available for immediate licensing. Customers licensing our DSI Controller IP can have the peace of mind knowing our IP is compliant with the specifications. It is used to test Compliance!
About Arasan
Arasan Chip Systems, a contributing member of the MIPI Association since 2005 is a leading provider of IP for mobile storage and mobile connectivity interfaces with over a billion chips shipped with our MIPI IP. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP, AMS PHY IP, Verification IP, HDK, and Software. Arasan has a focused product portfolio targeting mobile SoCs. The term Mobile has evolved over our two-decade history to include all things mobile – starting with PDA’s in the mid 90’s to today’s Automobiles, Drones, and IoT. Arasan is at the forefront of this evolution of “Mobile” with its standards-based IP at the heart of Mobile SoCs.
|
Arasan Chip Systems Hot IP
Related News
- Arasan announces MIPI CSI IP for FPGA supporting full C-PHY 2.0 speeds
- Arasan announces the immediate availability of its MIPI CSI-2 v2.1 IP supporting C-PHY v1.2 and D-PHY v2.1
- Arasan to demonstrate its MIPI DSI, CSI, C-PHY and D-PHY IP Cores at the 2018 MIPI Member Meeting Asia
- Arasan's MIPI CSI-2 IP achieves ISO26262 ASIL-C Certification for MIPI C-PHY Connectivity
- Mixel MIPI C-PHY/D-PHY Combo IP Integrated into Hercules Microelectronics HME-H3 FPGA
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |